From patchwork Wed Feb 21 21:00:42 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 129134 Delivered-To: patch@linaro.org Received: by 10.46.124.24 with SMTP id x24csp1049050ljc; Wed, 21 Feb 2018 13:02:53 -0800 (PST) X-Google-Smtp-Source: AH8x224e6g50JQ3uKPzJdVW+OkBF/DDnZnSQYVLVzjinx5fohtZpckPte3sN/hQr73JaXovNbPOA X-Received: by 10.129.128.130 with SMTP id q124mr3290790ywf.289.1519246973311; Wed, 21 Feb 2018 13:02:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1519246973; cv=none; d=google.com; s=arc-20160816; b=ItIPHG3ahl7D3jlRdjDMDZHyjwuXhZZ9GD+wkBwR5z9DDTgUicxvkjkN+ejx+Jawhn hutD3v7OUZyzCHBGvcLhz8GUXePoYLRRncmtxIi6SA0181hHfKb+LqEAswkiNYVYfCPh zVhSGeQSdUDO1KDT4eoGYKHYdNq2ixzBloLCPw6Yp2spjs7cyKuOeRJNlHP46kiavWvX SlPdsAy137RS9YEeq0ByVcb+nlQUXwx0GJ23FCQ+a9ezWKiIwZzCFk5Q5k9O1lkY+/kR FLv/fJIplE9xxTNWxGDIwchlXJdLwHHlGKW0DyLrT8a7Q2zXP/eUdYN422G6Is19X1SC GvWw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:subject:message-id:date:to:from :dkim-signature:arc-authentication-results; bh=VzfoXJ/0b7Vl0+sDpE0OrhVB8+hwV3SjEn9sbaDYOqg=; b=mY7q0Nm1wEonqQrGg3QM0z1P2IMAbmK79+0zWJ2LzJVjGkTdDoP68bx5EdNbJC6141 H0BKm9IFa9HSMqtw5nLDiHIMRhzgdIXc6OHG4ewsO8Eq4H4nJBlJ/scehqWLr/NdPy7q 3Sm8IcPnIJy4/n8kHZD2hHBshPUhiLUHOGqd9iexEtvaMqkPQw0AnOiLMR2Vsqn6/lKm 9ocWeORbIXv1OxeOK7O268v99A3gTFjSohg1nx/x6+RNL6zYOkNMBE5goRg+FvJoCtB4 kr1UVTeb1memzerrMKWacUjuFtux1LQD0m4dSD0WZAtFY/0JjNeKxMoHjXNVvWuCzHAZ tkqQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=a805Y0vh; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [2001:4830:134:3::11]) by mx.google.com with ESMTPS id o3si139680ywi.204.2018.02.21.13.02.53 for (version=TLS1 cipher=AES128-SHA bits=128/128); Wed, 21 Feb 2018 13:02:53 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) client-ip=2001:4830:134:3::11; Authentication-Results: mx.google.com; dkim=fail header.i=@linaro.org header.s=google header.b=a805Y0vh; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 2001:4830:134:3::11 as permitted sender) smtp.mailfrom=qemu-devel-bounces+patch=linaro.org@nongnu.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:34775 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eobXQ-0002Zd-Pz for patch@linaro.org; Wed, 21 Feb 2018 16:02:52 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:35448) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eobW2-0001zR-S5 for qemu-devel@nongnu.org; Wed, 21 Feb 2018 16:02:34 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1eobVO-0001Q1-Mc for qemu-devel@nongnu.org; Wed, 21 Feb 2018 16:01:26 -0500 Received: from mail-pg0-x243.google.com ([2607:f8b0:400e:c05::243]:35471) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1eobVO-0001PA-BX for qemu-devel@nongnu.org; Wed, 21 Feb 2018 16:00:46 -0500 Received: by mail-pg0-x243.google.com with SMTP id l131so1136866pga.2 for ; Wed, 21 Feb 2018 13:00:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id; bh=VzfoXJ/0b7Vl0+sDpE0OrhVB8+hwV3SjEn9sbaDYOqg=; b=a805Y0vhStcPz/Fq5mkJdkoCGAjiSDVgNYYGfO9DZvjIRrvtH7K+87mp5aKcB/D+DR GBA8mYrL8rK334PIibpEDAh6KZGLOoAfHnBo4ZSpgrNzkR4UNhbBMBgPKQuhMuBTOjZs OkiOm3RaV1IYHfguBbCGco+GP/cEK7eZhSduc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id; bh=VzfoXJ/0b7Vl0+sDpE0OrhVB8+hwV3SjEn9sbaDYOqg=; b=TZyH8qMP6fA9BMhigJZmhaPHmaF97S1iWofLeJ4DpqiNfvATt9OkGn1X0DG2ZF6P+h vzx3PyDuVXULk2rw59wM5x4Pxm0+flDl9DPMudTSXS61acAplvs6fqPhUMWvVYudpGvh JZaH1gDNgwrq2ftN5YQ2IGW9Mb+rwBwPNadNlB36eTmzYnRSvsL6tZcdDHkgRb6wKqqI HatGjua3oelIaqynJwJkbtSGF79lQfgguwQQKKg4r4hZCDScBo+2mFWYhXkB+Ov2IVDQ +UISDBPwKRGojYaqn/iseN/srQDtgAO7P5GbLkaTkXIi0ICUUE/1eqKfTU3XwsSbH/19 pAGg== X-Gm-Message-State: APf1xPDQONqGsWbsfzq4BdNzsLcR8c6+/6KjSz3GLcTILr8+LuOahjQ2 MTSQhBulZJ/fZBMxi5gICCcF2iPvuWs= X-Received: by 10.99.121.131 with SMTP id u125mr3736603pgc.263.1519246844416; Wed, 21 Feb 2018 13:00:44 -0800 (PST) Received: from cloudburst.twiddle.net (97-113-169-147.tukw.qwest.net. [97.113.169.147]) by smtp.gmail.com with ESMTPSA id x7sm51973140pfd.3.2018.02.21.13.00.43 for (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 21 Feb 2018 13:00:43 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Wed, 21 Feb 2018 13:00:42 -0800 Message-Id: <20180221210042.28630-1-richard.henderson@linaro.org> X-Mailer: git-send-email 2.14.3 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c05::243 Subject: [Qemu-devel] [PATCH] tcg/i386: Support INDEX_op_dup2_vec for -m32 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Unknown why -m32 was passing with gcc but not clang; it should have failed for both. This would be used for tcg_gen_dup_i64_vec, and visible with the right TB and an aarch64 guest. Reported-by: Max Reitz Signed-off-by: Richard Henderson --- tcg/i386/tcg-target.inc.c | 9 +++++++++ 1 file changed, 9 insertions(+) -- 2.14.3 diff --git a/tcg/i386/tcg-target.inc.c b/tcg/i386/tcg-target.inc.c index 45943e540c..5e8f59dc47 100644 --- a/tcg/i386/tcg-target.inc.c +++ b/tcg/i386/tcg-target.inc.c @@ -2696,6 +2696,12 @@ static void tcg_out_vec_op(TCGContext *s, TCGOpcode opc, case INDEX_op_x86_packus_vec: insn = packus_insn[vece]; goto gen_simd; +#if TCG_TARGET_REG_BITS == 32 + case INDEX_op_dup2_vec: + /* Constraints have already placed both 32-bit inputs in xmm regs. */ + insn = OPC_PUNPCKLDQ; + goto gen_simd; +#endif gen_simd: tcg_debug_assert(insn != OPC_UD2); if (type == TCG_TYPE_V256) { @@ -3045,6 +3051,9 @@ static const TCGTargetOpDef *tcg_target_op_def(TCGOpcode op) case INDEX_op_x86_vperm2i128_vec: case INDEX_op_x86_punpckl_vec: case INDEX_op_x86_punpckh_vec: +#if TCG_TARGET_REG_BITS == 32 + case INDEX_op_dup2_vec: +#endif return &x_x_x; case INDEX_op_dup_vec: case INDEX_op_shli_vec: