From patchwork Wed Dec 23 19:13:58 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 351531 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-18.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER, INCLUDES_PATCH, MAILING_LIST_MULTI, SPF_HELO_NONE, SPF_PASS, URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6C95AC433DB for ; Wed, 23 Dec 2020 19:17:04 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 385C722225 for ; Wed, 23 Dec 2020 19:17:04 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728235AbgLWTQs (ORCPT ); Wed, 23 Dec 2020 14:16:48 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50690 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727505AbgLWTQs (ORCPT ); Wed, 23 Dec 2020 14:16:48 -0500 Received: from mail-pf1-x42d.google.com (mail-pf1-x42d.google.com [IPv6:2607:f8b0:4864:20::42d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 06AD9C0617A6 for ; Wed, 23 Dec 2020 11:16:08 -0800 (PST) Received: by mail-pf1-x42d.google.com with SMTP id v2so10894667pfm.9 for ; Wed, 23 Dec 2020 11:16:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Ag3dXPpRmREq+I8glreHKVpu+9jqPPChbXkwaws6NbE=; b=hL/058JHlypBZDHvEe+eekdzuWVpsJ41/lnrT70OER3no53a69JSe99X/YfWK3OkP2 aqT4FdoQmjRF/SMZ+8BTQcD8Tk+7P89l5RtlulZWRLN4dzXJqqKnwUVCJxQ+rRxFROuq 7HaytpoCpIydIigQNMTRIOs4BbsiKzxr7dbt8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Ag3dXPpRmREq+I8glreHKVpu+9jqPPChbXkwaws6NbE=; b=RskkUJaUlaCMo2nQaA+fYkjWHCDiJKTiE9vZgc8HG/3Dsx8M7K1HRu1Z54vevtI3sS aUFPqOffZG1qpjdC+WR69BwuvmloZ1GSRZWqppxsTkjbHUpfe6L5H4sLOhuYwCmOVO9K PMoZ6aG9lhv5qkKP3exK4oa69VQxK66JcwJs+ObdimNKqYGGXzaDhcAMI5mOOBDN6cYc kGd28yG7ygtVVLZ0HXr7Vp24vErpC1KBEl+szlZVtgZm4qv5Cz4EOs9ianuJ3bXrV0pK xUIs2hknaJjrQMzjSiTlyfCVtWd08kMaUlGeleqvOoZdhPnDDTEqlLtKt67+JdOj8/5q Cmuw== X-Gm-Message-State: AOAM533LCKiL9C6r+cElyZRHvciVR2vIzg+Da68q//nxxeh9VO7oviFV iclGO/CYHPs82d+tvoPwzjUFdg== X-Google-Smtp-Source: ABdhPJzCNa4w84pm49MnxQ3LnfJjvkvDh+ORDt6f8bKAUE2KpoT+FQGvxo1RB99ZzFn7ssetFazWqw== X-Received: by 2002:a05:6a00:7c5:b029:19e:2965:7a6 with SMTP id n5-20020a056a0007c5b029019e296507a6mr25309563pfu.60.1608750967615; Wed, 23 Dec 2020 11:16:07 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a884:29f0:6e54:608c:e1b9]) by smtp.gmail.com with ESMTPSA id i2sm397640pjd.21.2020.12.23.11.15.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Dec 2020 11:16:07 -0800 (PST) From: Jagan Teki To: Maxime Coquelin , Alexandre Torgue , Rob Herring Cc: devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 1/5] dt-bindings: arm: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 Date: Thu, 24 Dec 2020 00:43:58 +0530 Message-Id: <20201223191402.378560-2-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201223191402.378560-1-jagan@amarulasolutions.com> References: <20201223191402.378560-1-jagan@amarulasolutions.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org MicroGEA STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. MicroDev 2.0 is a general purpose miniature carrier board with CAN, LTE and LVDS panel interfaces. MicroGEA STM32MP1 needs to mount on top of this MicroDev 2.0 board for creating complete MicroGEA STM32MP1 MicroDev 2.0 Carrier board. Add bindings for it. Signed-off-by: Jagan Teki --- Documentation/devicetree/bindings/arm/stm32/stm32.yaml | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml index e7525a3395e5..56b7e0b800b3 100644 --- a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml +++ b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml @@ -64,6 +64,13 @@ properties: - const: st,stm32mp157c-ev1 - const: st,stm32mp157c-ed1 - const: st,stm32mp157 + + - description: Engicam MicroGEA STM32MP1 SoM based Boards + items: + - const: engicam,microgea-stm32mp1-microdev2.0 + - const: engicam,microgea-stm32mp1 + - const: st,stm32mp157 + - description: Octavo OSD32MP15x System-in-Package based boards items: - enum: From patchwork Wed Dec 23 19:13:59 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 352046 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-18.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER, INCLUDES_PATCH, MAILING_LIST_MULTI, SPF_HELO_NONE, SPF_PASS, URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 4ED21C433DB for ; Wed, 23 Dec 2020 19:17:11 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 0D78422225 for ; Wed, 23 Dec 2020 19:17:11 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728355AbgLWTRK (ORCPT ); Wed, 23 Dec 2020 14:17:10 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50746 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727624AbgLWTRJ (ORCPT ); Wed, 23 Dec 2020 14:17:09 -0500 Received: from mail-pg1-x52f.google.com (mail-pg1-x52f.google.com [IPv6:2607:f8b0:4864:20::52f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1B70AC06179C for ; Wed, 23 Dec 2020 11:16:29 -0800 (PST) Received: by mail-pg1-x52f.google.com with SMTP id i7so180156pgc.8 for ; Wed, 23 Dec 2020 11:16:29 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=7Z7/tDeAJOJP0rVwY/4mBYzHB4EpZQ5aCR50Ky6FvXA=; b=MYmsK1ImeRW7LxL9RySAS3l8Wt28rmawfhRgEm3QY883CxrH2fhQLdXav13JrozKhN UkYWqXTBMhCTEARxbfk74sl9Hxz4/3zdfyc0Etu7ClUp2hhfBeRE7Xyc/VYHvEb2fkNc 5Obg21yg6ot2nboileRYCxkO7G6UTtW97LMcw= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=7Z7/tDeAJOJP0rVwY/4mBYzHB4EpZQ5aCR50Ky6FvXA=; b=A5HS6zweSesed0gyYpfx+MUWy8zzrAtjafuOrrEzxR0y2gAQ4LKSfp5GSvT54SI/0J 2W+2+yks6bmIvM2sBnGcg+M4dmNMDDyEXEg555N5jBpD+iHU7s5n2tiE5RQ/+LRef6Xr 8xWl2REvJYna7Q0evPKq0q+kwC5ph+tcighMJCgkMU/egFTgFXPBP5cvsXN5YpdV5oQo gz+yy50J+HRlEpFHU9MkWIg6T9F+05beZhyN6i/mY3rfA1/ZHEcJ9oNXqmIUA1rHksr1 AU9dKMKkj6ySmq8oqwsJ8ufV2UvZ2iyTE0LwWxozfLhDQSnEMoejClFobL+zh2ZA7eHj bD5Q== X-Gm-Message-State: AOAM530ozjyzY+rZzhG9iNAY+SBsN487wFQTXeCaZtFFqe6QlXfqPhIv FNAuR8DqV6Qv5GMlSB6vWhdkSg== X-Google-Smtp-Source: ABdhPJz2UUxRmvAJ/WopsMNn9E9eSKIxGqhYAwBu9jt7hctqHoO8hCUa0eOE2T/MFrwSbOhFu/i9OA== X-Received: by 2002:a63:cb06:: with SMTP id p6mr5629816pgg.146.1608750988638; Wed, 23 Dec 2020 11:16:28 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a884:29f0:6e54:608c:e1b9]) by smtp.gmail.com with ESMTPSA id i2sm397640pjd.21.2020.12.23.11.16.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Dec 2020 11:16:28 -0800 (PST) From: Jagan Teki To: Maxime Coquelin , Alexandre Torgue , Rob Herring Cc: devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-amarula@amarulasolutions.com, Jagan Teki , Matteo Lisi , Francesco Utel , Mirko Ardinghi Subject: [PATCH 2/5] ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 SoM Date: Thu, 24 Dec 2020 00:43:59 +0530 Message-Id: <20201223191402.378560-3-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201223191402.378560-1-jagan@amarulasolutions.com> References: <20201223191402.378560-1-jagan@amarulasolutions.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org MicroGEA STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. General features: - STM32MP157AAC - Up to 1GB DDR3L-800 - 512MB Nand flash - I2S MicroGEA STM32MP1 needs to mount on top of Engicam MicroDev carrier boards for creating complete platform solutions. Add support for it. Signed-off-by: Matteo Lisi Signed-off-by: Francesco Utel Signed-off-by: Mirko Ardinghi Signed-off-by: Jagan Teki --- .../dts/stm32mp157a-microgea-stm32mp1.dtsi | 147 ++++++++++++++++++ 1 file changed, 147 insertions(+) create mode 100644 arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1.dtsi diff --git a/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1.dtsi b/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1.dtsi new file mode 100644 index 000000000000..97d569107bfe --- /dev/null +++ b/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1.dtsi @@ -0,0 +1,147 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/ { + compatible = "engicam,microgea-stm32mp1", "st,stm32mp157"; + + memory@c0000000 { + reg = <0xc0000000 0x10000000>; + }; + + reserved-memory { + #address-cells = <1>; + #size-cells = <1>; + ranges; + + mcuram2: mcuram2@10000000 { + compatible = "shared-dma-pool"; + reg = <0x10000000 0x40000>; + no-map; + }; + + vdev0vring0: vdev0vring0@10040000 { + compatible = "shared-dma-pool"; + reg = <0x10040000 0x1000>; + no-map; + }; + + vdev0vring1: vdev0vring1@10041000 { + compatible = "shared-dma-pool"; + reg = <0x10041000 0x1000>; + no-map; + }; + + vdev0buffer: vdev0buffer@10042000 { + compatible = "shared-dma-pool"; + reg = <0x10042000 0x4000>; + no-map; + }; + + mcuram: mcuram@30000000 { + compatible = "shared-dma-pool"; + reg = <0x30000000 0x40000>; + no-map; + }; + + retram: retram@38000000 { + compatible = "shared-dma-pool"; + reg = <0x38000000 0x10000>; + no-map; + }; + }; + + vin: regulator-vin { + compatible = "regulator-fixed"; + regulator-name = "vin"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-always-on; + }; + + vddcore: regulator-vddcore { + compatible = "regulator-fixed"; + regulator-name = "vddcore"; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + regulator-always-on; + vin-supply = <&vin>; + }; + + vdd: regulator-vdd { + compatible = "regulator-fixed"; + regulator-name = "vdd"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + vin-supply = <&vin>; + }; + + vddq_ddr: regulator-vddq-ddr { + compatible = "regulator-fixed"; + regulator-name = "vddq_ddr"; + regulator-min-microvolt = <1350000>; + regulator-max-microvolt = <1350000>; + regulator-always-on; + vin-supply = <&vin>; + }; +}; + +&dts { + status = "okay"; +}; + +&fmc { + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&fmc_pins_a>; + pinctrl-1 = <&fmc_sleep_pins_a>; + status = "okay"; + + nand-controller@4,0 { + status = "okay"; + + nand@0 { + reg = <0>; + nand-on-flash-bbt; + #address-cells = <1>; + #size-cells = <1>; + }; + }; +}; + +&ipcc { + status = "okay"; +}; + +&iwdg2{ + timeout-sec = <32>; + status = "okay"; +}; + +&m4_rproc{ + memory-region = <&retram>, <&mcuram>, <&mcuram2>, <&vdev0vring0>, + <&vdev0vring1>, <&vdev0buffer>; + mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>; + mbox-names = "vq0", "vq1", "shutdown"; + interrupt-parent = <&exti>; + interrupts = <68 1>; + status = "okay"; +}; + +&rng1 { + status = "okay"; +}; + +&rtc{ + status = "okay"; +}; + +&vrefbuf { + regulator-min-microvolt = <2500000>; + regulator-max-microvolt = <2500000>; + vdda-supply = <&vdd>; + status = "okay"; +}; From patchwork Wed Dec 23 19:14:00 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 351530 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-18.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER, INCLUDES_PATCH, MAILING_LIST_MULTI, SPF_HELO_NONE, SPF_PASS, URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 836B7C433DB for ; Wed, 23 Dec 2020 19:17:49 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 4979F221FC for ; Wed, 23 Dec 2020 19:17:49 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727225AbgLWTRd (ORCPT ); Wed, 23 Dec 2020 14:17:33 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50812 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726384AbgLWTRd (ORCPT ); Wed, 23 Dec 2020 14:17:33 -0500 Received: from mail-pf1-x42a.google.com (mail-pf1-x42a.google.com [IPv6:2607:f8b0:4864:20::42a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 151F5C0617A6 for ; Wed, 23 Dec 2020 11:16:53 -0800 (PST) Received: by mail-pf1-x42a.google.com with SMTP id 11so10897205pfu.4 for ; Wed, 23 Dec 2020 11:16:53 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Qhp6q+QBdG1WW7qenApuL0xvi4ljbicDcoMAKnT28Zc=; b=BKd0gmyaN1VGhpAPkmphgaKf0IfBekNhHWpA34wieyhk3fQpSga44Zlih2ixTE1FmY ld6F48X6b9u5CRK+9cU1HS9hVmZm5lmLoY9GZZjhzQjGguc/oH7NapcRW2hXSts+Iq+R FmdK35es4TSHG0VzfxiK7KJEBQAyI+rGVAK2A= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Qhp6q+QBdG1WW7qenApuL0xvi4ljbicDcoMAKnT28Zc=; b=rEiWsL5X0pqL/tv4xzj3w/3xPCBIG7cKGxFEjSiyjNQGYX3cE7kmkvbp/nrKPkmGMd diL6MO6xZq/Hth5FVQYm+KTGqj+Ml2is3R4t4ZN7WT7AyeMu5syKTvp2ry0p9AHSBTe5 8H7EU8pau10yTuGIAGcZ0MavEj8+nzjFRRV5UfJ9fHBTQ4D7wukZqTIlhhtuczS79oQy xraqBvxUGA5iiSmYhsDvzhW/ZUg6K3LMkPUHg2zcXL2Q0IZsncbGjOF/YRzwlOr3N43w X8yMwArytNspl6R03SNJiLEb80BQgAxDHlQUs2CUa/B/ncTxdbpOWNUCw0u60PMrfXRU Es9Q== X-Gm-Message-State: AOAM531xNE6VImmMqr/8964+Yt2DWFZ3L+O1CcwXVsNBSklX3Ji5MfBw GNf/ShBdNhb2WkxpiIKSU+V6/A== X-Google-Smtp-Source: ABdhPJxDkZNiUeZCBlgr0bVt5R7MhD/a9Io5mgKDvVxS1PNVfl7x0p7h7lC9IVu88o1R+ygUxidthA== X-Received: by 2002:a63:1142:: with SMTP id 2mr25898480pgr.263.1608751012585; Wed, 23 Dec 2020 11:16:52 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a884:29f0:6e54:608c:e1b9]) by smtp.gmail.com with ESMTPSA id i2sm397640pjd.21.2020.12.23.11.16.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Dec 2020 11:16:51 -0800 (PST) From: Jagan Teki To: Maxime Coquelin , Alexandre Torgue , Rob Herring Cc: devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-amarula@amarulasolutions.com, Jagan Teki , Matteo Lisi , Francesco Utel , Mirko Ardinghi Subject: [PATCH 3/5] ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 board Date: Thu, 24 Dec 2020 00:44:00 +0530 Message-Id: <20201223191402.378560-4-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201223191402.378560-1-jagan@amarulasolutions.com> References: <20201223191402.378560-1-jagan@amarulasolutions.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org MicroDev 2.0 is a general purpose miniature carrier board with CAN, LTE and LVDS panel interfaces. Genaral features: - Ethernet 10/100 - USB Type A - Audio Out - microSD - LVDS panel connector - Wifi/BT (option) - UMTS LTE with sim connector (option) MicroGEA STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. MicroGEA STM32MP1 needs to mount on top of this MicroDev 2.0 board for creating complete MicroGEA STM32MP1 MicroDev 2.0 Carrier board. Add support for it. Signed-off-by: Matteo Lisi Signed-off-by: Francesco Utel Signed-off-by: Mirko Ardinghi Signed-off-by: Jagan Teki --- arch/arm/boot/dts/Makefile | 1 + .../dts/stm32mp157a-engicam-microdev2.0.dtsi | 44 +++++++++++++++++++ ...32mp157a-microgea-stm32mp1-microdev2.0.dts | 21 +++++++++ 3 files changed, 66 insertions(+) create mode 100644 arch/arm/boot/dts/stm32mp157a-engicam-microdev2.0.dtsi create mode 100644 arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1-microdev2.0.dts diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index 9f9f3e49132a..b4a9cd071f99 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -1071,6 +1071,7 @@ dtb-$(CONFIG_ARCH_STM32) += \ stm32mp157a-dhcor-avenger96.dtb \ stm32mp157a-dk1.dtb \ stm32mp157a-iot-box.dtb \ + stm32mp157a-microgea-stm32mp1-microdev2.0.dtb \ stm32mp157a-stinger96.dtb \ stm32mp157c-dhcom-pdk2.dtb \ stm32mp157c-dhcom-picoitx.dtb \ diff --git a/arch/arm/boot/dts/stm32mp157a-engicam-microdev2.0.dtsi b/arch/arm/boot/dts/stm32mp157a-engicam-microdev2.0.dtsi new file mode 100644 index 000000000000..a5c04eb80a99 --- /dev/null +++ b/arch/arm/boot/dts/stm32mp157a-engicam-microdev2.0.dtsi @@ -0,0 +1,44 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +#include "stm32mp15-pinctrl.dtsi" +#include "stm32mp15xxaa-pinctrl.dtsi" +#include + +/ { + aliases { + serial0 = &uart4; + serial1 = &uart8; + }; +}; + +&sdmmc1{ + bus-width = <4>; + disable-wp; + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc1_b4_pins_a>; + pinctrl-1 = <&sdmmc1_b4_od_pins_a>; + pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>; + st,neg-edge; + vmmc-supply = <&vdd>; + status = "okay"; +}; + +&uart4{ + pinctrl-names = "default", "sleep", "idle"; + pinctrl-0 = <&uart4_pins_a>; + pinctrl-1 = <&uart4_sleep_pins_a>; + pinctrl-2 = <&uart4_idle_pins_a>; + status = "okay"; +}; + +/* J31: RS323 */ +&uart8 { + pinctrl-names = "default"; + pinctrl-0 = <&uart8_pins_a>; + status = "okay"; +}; diff --git a/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1-microdev2.0.dts b/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1-microdev2.0.dts new file mode 100644 index 000000000000..51707bfb649d --- /dev/null +++ b/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1-microdev2.0.dts @@ -0,0 +1,21 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/dts-v1/; +#include "stm32mp157.dtsi" +#include "stm32mp157a-engicam-microdev2.0.dtsi" +#include "stm32mp157a-microgea-stm32mp1.dtsi" + +/ { + model = "Engicam MicroGEA STM32MP1 MicroDev 2.0 Carrier Board"; + compatible = "engicam,microgea-stm32mp1-microdev2.0", + "engicam,microgea-stm32mp1", "st,stm32mp157"; + + chosen { + stdout-path = "serial0:115200n8"; + }; +}; From patchwork Wed Dec 23 19:14:01 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 352045 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-18.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER, INCLUDES_PATCH, MAILING_LIST_MULTI, SPF_HELO_NONE, SPF_PASS, URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 5CE1DC433E0 for ; Wed, 23 Dec 2020 19:18:02 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 2DD2D22225 for ; Wed, 23 Dec 2020 19:18:02 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727977AbgLWTSB (ORCPT ); Wed, 23 Dec 2020 14:18:01 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50892 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727902AbgLWTSB (ORCPT ); Wed, 23 Dec 2020 14:18:01 -0500 Received: from mail-pg1-x533.google.com (mail-pg1-x533.google.com [IPv6:2607:f8b0:4864:20::533]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 15F3DC061248 for ; Wed, 23 Dec 2020 11:17:21 -0800 (PST) Received: by mail-pg1-x533.google.com with SMTP id n10so174588pgl.10 for ; Wed, 23 Dec 2020 11:17:21 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Nnna4PmTWcFNsyV+UV3WWWyqKSiU4/jQpG0/Sfx1Jrc=; b=YlsvXwUe0DtmKpuSgiYFTNqIg1gREHCdhvX849um3Rc8LNqIPh1zfM6FqxuQ7If8EQ b4dZ7LlNKkyOl/Rb7jixbxaXwbm71se5r/6NHA6uWGGgMZ641tOxpqEbXe3JW58PluEK XV4IAelRkSM1GxQv/NzUBQHKK4MvzZNSX0NpI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Nnna4PmTWcFNsyV+UV3WWWyqKSiU4/jQpG0/Sfx1Jrc=; b=NGMtvLdup2cl/clj17JQjdue50YRfaiCn1OnPwe3O8X+WMJ+7NbSFsE3OGg5bMGxxF /aBBiglOCNb+auJHLrxWVH0VP9b2a9MHiN5/b6cal3zjnGBk6f11xaWqVFDw+2JuGNgE xYngKhZjynmNA1lnQQbZ53hD61cTf2oWP0vKyOIlLzqTaFU2ShCzmX8sgu8rKwPQQELT TUVkVyW7H1zzR5g9FJ7edGLjax72yX9CnaXFMpnBorPR50OxpHVnQ+p+1Dya5QDNZboA Gt9jRYQB1nrWj3BmQfgwT3T4x1NnDE8KT18tMQZYE2AkbuX6jrqL5nT5wK0UqX+I3Tnz BLGA== X-Gm-Message-State: AOAM532DdYtu7PdHaXEItvs3l11RyknFF6vS+3CbccDHALgVLThlbR7N IgkBkj2zjr7tX29Zziz6y1GVPw== X-Google-Smtp-Source: ABdhPJyjhf2vyMvimgzvnRq8+EtV4ciRNSDvEc6wzOdtYF1TA+6gom3gYRY5jUtNYmBfhqgSPZB4yw== X-Received: by 2002:a63:5866:: with SMTP id i38mr25758758pgm.26.1608751040692; Wed, 23 Dec 2020 11:17:20 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a884:29f0:6e54:608c:e1b9]) by smtp.gmail.com with ESMTPSA id i2sm397640pjd.21.2020.12.23.11.16.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Dec 2020 11:17:20 -0800 (PST) From: Jagan Teki To: Maxime Coquelin , Alexandre Torgue , Rob Herring Cc: devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-amarula@amarulasolutions.com, Jagan Teki Subject: [PATCH 4/5] dt-bindings: arm: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 7" OF Date: Thu, 24 Dec 2020 00:44:01 +0530 Message-Id: <20201223191402.378560-5-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201223191402.378560-1-jagan@amarulasolutions.com> References: <20201223191402.378560-1-jagan@amarulasolutions.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org MicroGEA STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. MicroDev 2.0 is a general purpose miniature carrier board with CAN, LTE and LVDS panel interfaces. 7" OF is a capacitive touch 7" Open Frame panel solutions. MicroGEA STM32MP1 needs to mount on top of MicroDev 2.0 board with pluged 7" OF for creating complete MicroGEA STM32MP1 MicroDev 2.0 7" Open Frame Solution board. Add bindings for it. Signed-off-by: Jagan Teki Acked-by: Rob Herring --- Documentation/devicetree/bindings/arm/stm32/stm32.yaml | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml index 56b7e0b800b3..255d3ba50c63 100644 --- a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml +++ b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml @@ -67,7 +67,9 @@ properties: - description: Engicam MicroGEA STM32MP1 SoM based Boards items: - - const: engicam,microgea-stm32mp1-microdev2.0 + - enum: + - engicam,microgea-stm32mp1-microdev2.0 + - engicam,microgea-stm32mp1-microdev2.0-of7 - const: engicam,microgea-stm32mp1 - const: st,stm32mp157 From patchwork Wed Dec 23 19:14:02 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jagan Teki X-Patchwork-Id: 351529 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-18.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER, INCLUDES_PATCH, MAILING_LIST_MULTI, SPF_HELO_NONE, SPF_PASS, URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 585D2C433E0 for ; Wed, 23 Dec 2020 19:18:28 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 26B08222B3 for ; Wed, 23 Dec 2020 19:18:28 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728506AbgLWTS0 (ORCPT ); Wed, 23 Dec 2020 14:18:26 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50960 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727198AbgLWTSZ (ORCPT ); Wed, 23 Dec 2020 14:18:25 -0500 Received: from mail-pg1-x533.google.com (mail-pg1-x533.google.com [IPv6:2607:f8b0:4864:20::533]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 66649C061794 for ; Wed, 23 Dec 2020 11:17:45 -0800 (PST) Received: by mail-pg1-x533.google.com with SMTP id i5so205874pgo.1 for ; Wed, 23 Dec 2020 11:17:45 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=jQDHwm8Q1G8tzmRwRpzQML3DFcNr08btuCeAhlW/y4M=; b=D8WmdU9cZxnOdTUI4YYJHZFP+kB5qPcGMDn/rwM9iETsxFB801Udz53DPGhvnfjhPu /2lt7XoaM4L+wmUtMw/j+io+GwM3RlfuAPb7gJ4Z6iDqQXmJbPZwzHScM1ct1dhuC/s9 Qv6cONVQ1urwGxeO8PjpuPsnzT5lZLbXe20io= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=jQDHwm8Q1G8tzmRwRpzQML3DFcNr08btuCeAhlW/y4M=; b=fkbKDUGppzkCebwoPBIfvxgexRTBOfjOjN/u8uXhdI/y0ILHtQTORlrrubLUHnSneY wcXEUosfJKZyW1huojJRafrrR+7HluwG9fjJeWx13tjTBH3+VIcI2DMd6+95KFvW1NXK OXRnGHgxum99z3kArOWfI0WmqRcfici35Tr/OsX9l7Q6GSh2Vo1CPubepbgGibvPKfJf Cs7a8cdjMvFmrZ8bbtX6dwY4he6Qa/VFyxZx2XngKf3HFgg7N5EqgCsJcvCckldrJtJC tcIHS/1ypT5jytcrzLxI3LDO6/w3tsF9kcuEi9nkcaA8zQAqasEJKkcJyTTGM94oAQun lTzA== X-Gm-Message-State: AOAM530oXqsEeAU7W9Px8KNpClJPhd7ovJ/OsJArw7lB4/Al/M+qrPQ4 m6/PMjiFyeM5Sit6Xo/23ab6uA== X-Google-Smtp-Source: ABdhPJzsuuJ4+gK/q8ZxMWImUZ2M7v/+/1QV2w4Q3FX96WAbdEGRckAHqsd09D6NRexK/ELQK0blqw== X-Received: by 2002:a65:6116:: with SMTP id z22mr23233285pgu.264.1608751065006; Wed, 23 Dec 2020 11:17:45 -0800 (PST) Received: from localhost.localdomain ([2405:201:c00a:a884:29f0:6e54:608c:e1b9]) by smtp.gmail.com with ESMTPSA id i2sm397640pjd.21.2020.12.23.11.17.21 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 23 Dec 2020 11:17:44 -0800 (PST) From: Jagan Teki To: Maxime Coquelin , Alexandre Torgue , Rob Herring Cc: devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-amarula@amarulasolutions.com, Jagan Teki , Matteo Lisi , Francesco Utel , Mirko Ardinghi Subject: [PATCH 5/5] ARM: dts: stm32: Add Engicam MicroGEA STM32MP1 MicroDev 2.0 7" OF Date: Thu, 24 Dec 2020 00:44:02 +0530 Message-Id: <20201223191402.378560-6-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20201223191402.378560-1-jagan@amarulasolutions.com> References: <20201223191402.378560-1-jagan@amarulasolutions.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org 7" OF is a capacitive touch 7" Open Frame panel solutions with - 7" AUO B101AW03 LVDS panel - EDT, FT5526 Touch MicroGEA STM32MP1 is an EDIMM SoM based on STM32MP157A from Engicam. MicroDev 2.0 is a general purpose miniature carrier board with CAN, LTE and LVDS panel interfaces. MicroGEA STM32MP1 needs to mount on top of MicroDev 2.0 board with pluged 7" OF for creating complete MicroGEA STM32MP1 MicroDev 2.0 7" Open Frame Solution board. Add support for it. Signed-off-by: Matteo Lisi Signed-off-by: Francesco Utel Signed-off-by: Mirko Ardinghi Signed-off-by: Jagan Teki --- arch/arm/boot/dts/Makefile | 1 + ...157a-microgea-stm32mp1-microdev2.0-of7.dts | 120 ++++++++++++++++++ 2 files changed, 121 insertions(+) create mode 100644 arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index b4a9cd071f99..1332622a3f9f 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -1072,6 +1072,7 @@ dtb-$(CONFIG_ARCH_STM32) += \ stm32mp157a-dk1.dtb \ stm32mp157a-iot-box.dtb \ stm32mp157a-microgea-stm32mp1-microdev2.0.dtb \ + stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dtb \ stm32mp157a-stinger96.dtb \ stm32mp157c-dhcom-pdk2.dtb \ stm32mp157c-dhcom-picoitx.dtb \ diff --git a/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts b/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts new file mode 100644 index 000000000000..b96e683072e2 --- /dev/null +++ b/arch/arm/boot/dts/stm32mp157a-microgea-stm32mp1-microdev2.0-of7.dts @@ -0,0 +1,120 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) +/* + * Copyright (c) STMicroelectronics 2019 - All Rights Reserved + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutons(India) + */ + +/dts-v1/; +#include "stm32mp157.dtsi" +#include "stm32mp157a-engicam-microdev2.0.dtsi" +#include "stm32mp157a-microgea-stm32mp1.dtsi" + +/ { + model = "Engicam MicroGEA STM32MP1 MicroDev 2.0 7\" Open Frame"; + compatible = "engicam,microgea-stm32mp1-microdev2.0-of7", + "engicam,microgea-stm32mp1", "st,stm32mp157"; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + backlight: backlight { + compatible = "gpio-backlight"; + gpios = <&gpiod 13 GPIO_ACTIVE_HIGH>; + default-on; + }; + + lcd_3v3: regulator-lcd-3v3 { + compatible = "regulator-fixed"; + regulator-name = "lcd_3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpiof 10 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-always-on; + power-supply = <&panel_pwr>; + }; + + panel_pwr: regulator-panel-pwr { + compatible = "regulator-fixed"; + regulator-name = "panel_pwr"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + gpio = <&gpiob 10 GPIO_ACTIVE_HIGH>; + regulator-always-on; + }; + + panel { + compatible = "auo,b101aw03"; + backlight = <&backlight>; + enable-gpios = <&gpiof 2 GPIO_ACTIVE_HIGH>; + power-supply = <&lcd_3v3>; + + port { + panel_in: endpoint { + remote-endpoint = <<dc_ep0_out>; + }; + }; + }; +}; + +&i2c2 { + i2c-scl-falling-time-ns = <20>; + i2c-scl-rising-time-ns = <185>; + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&i2c2_pins_a>; + pinctrl-1 = <&i2c2_sleep_pins_a>; + status = "okay"; +}; + +<dc { + pinctrl-names = "default"; + pinctrl-0 = <<dc_pins>; + status = "okay"; + + port { + ltdc_ep0_out: endpoint@0 { + reg = <0>; + remote-endpoint = <&panel_in>; + }; + }; +}; + +&pinctrl { + ltdc_pins: ltdc { + pins { + pinmux = , /* LTDC_B2 */ + , /* LTDC_R6 */ + , /* LTDC_R5 */ + , /* LTDC_B3 */ + , /* LTDC_B0 */ + , /* LTDC_G0 */ + , /* LTDC_G1 */ + , /* LTDC_DE */ + , /* LTDC_R7 */ + , /* LTDC_CLK */ + , /* LTDC_B1 */ + , /* LTDC_R0 */ + , /* LTDC_R1 */ + , /* LTDC_R2 */ + , /* LTDC_R3 */ + , /* LTDC_R4 */ + , /* LTDC_G2 */ + , /* LTDC_G3 */ + , /* LTDC_G4 */ + , /* LTDC_G5 */ + , /* LTDC_G6 */ + , /* LTDC_G7 */ + , /* LTDC_B4 */ + , /* LTDC_B5 */ + , /* LTDC_B6 */ + , /* LTDC_B7 */ + , /* LTDC_VSYNC */ + ; /* LTDC_HSYNC */ + bias-disable; + drive-push-pull; + slew-rate = <3>; + }; + }; +};