From patchwork Mon Nov 9 13:01:34 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 320918 Delivered-To: patch@linaro.org Received: by 2002:a92:7b12:0:0:0:0:0 with SMTP id w18csp1741781ilc; Mon, 9 Nov 2020 05:38:58 -0800 (PST) X-Google-Smtp-Source: ABdhPJyz0K2mcaxRriUjdsZ3/EPzuIvWwolyOuyzhJe71erQJnrWx9hF4tLvUO8f+fVJL0iqT82q X-Received: by 2002:a17:906:60f:: with SMTP id s15mr15495021ejb.449.1604929138349; Mon, 09 Nov 2020 05:38:58 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1604929138; cv=none; d=google.com; s=arc-20160816; b=Ir0sUh5o9UeGsIrktsXz1UvCsE/l4lo8Mwjn3fV9IC38xfuRaV3GhPXJu2a0n5cwIC cZu+CP4PZ7ZkgVLmKs8lU1sxyqY8EUTikamrzPoML6TXaqx01Igdnf2MFlix2pF3WfMK YPxQx3mHI65XfuXUkna6Kklxvd6RqL2JrdS84R6OrYx974Q7YYpWL8riQEepMOktulnL ImIwyFqty1c5+4QvOmG5xr1LNZnsTyvdsf94FtcbinbmCyTtWmkjCcpp7s4AHOBZB2wO j44GB+Mmxy5/4/hdcUAvgHshmz0lEXocpC+HIovWkARazQ+ailIadPmDDzXN2mOpjK1Q UkMw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=yoyslaxAm8PV6hIMeTxmfrY9MDfCArcqs8WY1KU6rz0=; b=XESc2izCSstyw6Z0HYy7IGa4Lh5+IQsBau1YIRAQl6hohJB+h/sexY+JNfuMUVCbDV OZM0DO5txQzgTolcSJ+XBYDQh7zXD9CiLyryDH/Bf+xcsedpvheqITj2jzWmIQNpWvMV f5WQfgsqL4eR47QQ0fCpje0viub24Pn1U6NgJCCpyo6bRuXczRS76GSoRWEPApHcaZJv znC90fMXW81RzWLQb316QzQpk1RAsazNxIpmEkC/uOaDBw/8hwfkDSbnespsQIYyokue JdiOPcBaMIYInhFo5SlY8NY8ZvWXYR7bMdSE5xXlg05l+y+zpZtoUL+stiaQ1Y5vzRZv e/Eg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="m+m4v/bb"; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g1si7039199edt.484.2020.11.09.05.38.58; Mon, 09 Nov 2020 05:38:58 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="m+m4v/bb"; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730592AbgKINiR (ORCPT + 6 others); Mon, 9 Nov 2020 08:38:17 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49594 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730633AbgKINCK (ORCPT ); Mon, 9 Nov 2020 08:02:10 -0500 Received: from mail-wr1-x430.google.com (mail-wr1-x430.google.com [IPv6:2a00:1450:4864:20::430]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8F353C061A47 for ; Mon, 9 Nov 2020 05:01:51 -0800 (PST) Received: by mail-wr1-x430.google.com with SMTP id b8so8600011wrn.0 for ; Mon, 09 Nov 2020 05:01:51 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=yoyslaxAm8PV6hIMeTxmfrY9MDfCArcqs8WY1KU6rz0=; b=m+m4v/bb7UJlK/+HVWhrZwb66JVz3/Dec8KF9rail7GxAo7207gpvESFEWZMSwUyjJ yTeNoLrOwMqQkhAfabAgYsiG92ZXt+IRbrqzB2AH6nCEVVZ2hdhrO9FthRcKZ9eF+7mp B1jVzaoIG0mc9cNs0ZjsdDi9p/Vn/Urmhyb7max9525FBPjLdeZ/bGsJH5Rs+XN8jVYT 0bF4RUPywXgYmO7bh7O1GpT75MZYl5Bm2i2fZ9XzbHgG/gocm3Fk2Y0DJj4HCWo5rOKE znqEx3UIOIqPmSqhVaXr+mhCulSk/l4JkxN9EHrKoGXYHscVd2oJtsDEbC3ilTLJVp32 OWhA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=yoyslaxAm8PV6hIMeTxmfrY9MDfCArcqs8WY1KU6rz0=; b=F6jU4ms05XLznhtx21CCGTrJLvkzMU5rnfi8taFGpfgIX7ZUMnEDbhIV8G/hfV+SQ8 TGqrs2A6J/AbizV291ZIE20MNPy9F20MMagVCzGD6WzSd9wjF75BKL/8y0cNtnuCMKvK H6EL0HUi7L4HTX7m1dyJr5cDW9WULlMZRDBfLYJRY5NOEPJ2W9oLrs7dFdGpwkLc/kI4 5GFKvzDyis+PCnH2VR/3FGwRbLicKU8/H8W4usmULMBSFjarhVAZ+gVZDgfRezvGc901 +Nl2EpfUgRDzzTXdqEZKTeCblRtMF1nF2mAE3d5qtN18GuDVHFzDfEiLBfzId7OE79yb CTVA== X-Gm-Message-State: AOAM531zr5bICNixN2bbmhBXsxkWiOzaRwCPUOCX1vmFr/k4MhyCi1eR sHVER2l3BDcu8uaPhd2U1FrxEw== X-Received: by 2002:adf:e60e:: with SMTP id p14mr13229451wrm.188.1604926910033; Mon, 09 Nov 2020 05:01:50 -0800 (PST) Received: from srini-hackbox.lan (cpc86377-aztw32-2-0-cust226.18-1.cable.virginm.net. [92.233.226.227]) by smtp.gmail.com with ESMTPSA id z5sm13135938wrw.87.2020.11.09.05.01.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 09 Nov 2020 05:01:49 -0800 (PST) From: Srinivas Kandagatla To: linus.walleij@linaro.org, bjorn.andersson@linaro.org, robh+dt@kernel.org Cc: agross@kernel.org, linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH v3 1/2] dt-bindings: pinctrl: qcom: Add sm8250 lpass lpi pinctrl bindings Date: Mon, 9 Nov 2020 13:01:34 +0000 Message-Id: <20201109130135.28589-2-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20201109130135.28589-1-srinivas.kandagatla@linaro.org> References: <20201109130135.28589-1-srinivas.kandagatla@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add device tree binding Documentation details for Qualcomm SM8250 LPASS(Low Power Audio Sub System) LPI(Low Power Island) pinctrl driver. Signed-off-by: Srinivas Kandagatla --- .../pinctrl/qcom,lpass-lpi-pinctrl.yaml | 129 ++++++++++++++++++ 1 file changed, 129 insertions(+) create mode 100644 Documentation/devicetree/bindings/pinctrl/qcom,lpass-lpi-pinctrl.yaml -- 2.21.0 diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,lpass-lpi-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,lpass-lpi-pinctrl.yaml new file mode 100644 index 000000000000..562520f41a33 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/qcom,lpass-lpi-pinctrl.yaml @@ -0,0 +1,129 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/qcom,lpass-lpi-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Technologies, Inc. Low Power Audio SubSystem (LPASS) + Low Power Island (LPI) TLMM block + +maintainers: + - Srinivas Kandagatla + +description: | + This binding describes the Top Level Mode Multiplexer block found in the + LPASS LPI IP on most Qualcomm SoCs + +properties: + compatible: + const: qcom,sm8250-lpass-lpi-pinctrl + + reg: + minItems: 2 + maxItems: 2 + + clocks: + items: + - description: LPASS Core voting clock + - description: LPASS Audio voting clock + + clock-names: + items: + - const: core + - const: audio + + gpio-controller: true + + '#gpio-cells': + description: Specifying the pin number and flags, as defined in + include/dt-bindings/gpio/gpio.h + const: 2 + + gpio-ranges: + maxItems: 1 + +#PIN CONFIGURATION NODES +patternProperties: + '-pins$': + if: + type: object + then: + properties: + pins: + description: + List of gpio pins affected by the properties specified in this + subnode. + items: + oneOf: + - pattern: "^gpio([0-9]|[1-9][0-9])$" + minItems: 1 + maxItems: 14 + + function: + enum: [ gpio, swr_tx_clk, qua_mi2s_sclk, swr_tx_data1, qua_mi2s_ws, + swr_tx_data2, qua_mi2s_data0, swr_rx_clk, qua_mi2s_data1, + swr_rx_data1, qua_mi2s_data2, swr_tx_data3, swr_rx_data2, + dmic1_clk, i2s1_clk, dmic1_data, i2s1_ws, dmic2_clk, + i2s1_data0, dmic2_data, i2s1_data1, i2s2_clk, wsa_swr_clk, + i2s2_ws, wsa_swr_data, dmic3_clk, i2s2_data0, dmic3_data, + i2s2_data1 ] + description: + Specify the alternative function to be configured for the specified + pins. + + drive-strength: + enum: [2, 4, 6, 8, 10, 12, 14, 16] + default: 2 + description: + Selects the drive strength for the specified pins, in mA. + + slew-rate: + enum: [0, 1, 2, 3] + default: 0 + description: | + 0: No adjustments + 1: Higher Slew rate (faster edges) + 2: Lower Slew rate (slower edges) + 3: Reserved (No adjustments) + + bias-pull-down: true + + bias-pull-up: true + + bias-disable: true + + output-high: true + + output-low: true + + required: + - pins + - function + + additionalProperties: false + +required: + - compatible + - reg + - clocks + - clock-names + - gpio-controller + - '#gpio-cells' + - gpio-ranges + +additionalProperties: false + +examples: + - | + #include + lpi_tlmm: pinctrl@33c0000 { + compatible = "qcom,sm8250-lpass-lpi-pinctrl"; + reg = <0x33c0000 0x20000>, + <0x355a000 0x1000>; + clocks = <&q6afecc LPASS_HW_MACRO_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>, + <&q6afecc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>; + clock-names = "core", "audio"; + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&lpi_tlmm 0 0 14>; + };