From patchwork Wed Oct 21 20:12:21 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 318877 Delivered-To: patch@linaro.org Received: by 2002:a92:d1d1:0:0:0:0:0 with SMTP id u17csp2482966ilg; Wed, 21 Oct 2020 13:11:54 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx0BSfPDIDNXodkSkDClccOZcLij9r+vhsJyipZwxp/ZK67w79iPk+QLuY/CeuM+gm0D2Ci X-Received: by 2002:a17:906:5593:: with SMTP id y19mr5152342ejp.369.1603311114248; Wed, 21 Oct 2020 13:11:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1603311114; cv=none; d=google.com; s=arc-20160816; b=MMlrPMCPxPoAbsd0Cf56czAGdY7CSv5ph0UFGKBUD3ftmYdjIkTrAxMbFktrxwUdrR RQlnBHIJtDwe280pWUs/GndtDmtThbuts2aqvpCD7O8qX8ZzAhJGOUWouUbRLE9cxPhb G3vCMVDsyHztZ1qil3romciIdz7noqke2dMll8STv1VPuuirn2kYK5vDFcqj7W+tr9U6 APjmhIwJzXabCahBI1Ofy6jDy2+g8oulq7fmEZ2kwF59RUbsTHsXEBevB4NsKV/ANtni qL9D5j5rtWnNKCGtNDajzbV9xCd4oUaB6r6jUkD0J6UHdI2UNr3jPtUPe/UYzw6lGv30 b0Ww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=qB8P/6WO1D6RZP2Pmqy7a+v/iyOu8tobujQ8YoHYu9I=; b=Iq4ybSYzGyYhkLgze/kR9FDziWvK//kQBnVxF2SLQgThyBpNqUDUpz6nPl7s7VM3tZ G/vfPkqz5pcWtPU01lB0bo43NEtiiytaUD6s1Qsnp9kUL3zkyXHwC91Cek5gstS/f5Wc Ay+GlM7dbmuscrn3WipY/cA8K++gKSpeKg4TZoiyuiVzq65q5YP6Scit4dJ0ZdjGJqYx YL+NiJEW6DFHCaU1U/cyG6+pv/VHsXSwnQwRpjZlkSJ94sMySAyvOmKmxIYZHc21l+uV /LSL/lNujklajGRSpJy9iYrYZxvOgmIeXELZn6RFWHsc0x0iB7Awr7RlADG/j3vrop5K 4kbw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=AnGy9r3R; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g10si122459ejf.674.2020.10.21.13.11.54; Wed, 21 Oct 2020 13:11:54 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=AnGy9r3R; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2505129AbgJUULu (ORCPT + 6 others); Wed, 21 Oct 2020 16:11:50 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33570 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2505125AbgJUULu (ORCPT ); Wed, 21 Oct 2020 16:11:50 -0400 Received: from mail-ot1-x342.google.com (mail-ot1-x342.google.com [IPv6:2607:f8b0:4864:20::342]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EEEF6C0613D5 for ; Wed, 21 Oct 2020 13:11:49 -0700 (PDT) Received: by mail-ot1-x342.google.com with SMTP id m22so3040904ots.4 for ; Wed, 21 Oct 2020 13:11:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=qB8P/6WO1D6RZP2Pmqy7a+v/iyOu8tobujQ8YoHYu9I=; b=AnGy9r3RaoiobqjMi1OhPVgQAkMoaUMobsDw3HMdNpbDxPb8FNA4oJzYnCIeq/+Mhy ycqSFIMTNOrkzeSBI/hljp9SxfKD7XP/GTtZJ6S7EE7XU7t5gRrr/YBJXdP3cGmY210s Fp2JT+PeoDJX8YWBCV9wDAeTrtZDRJAAoIMmRVR2ep4lcBcRSQbcm87zfy+h0Ne/0Kiv TUn7O67/Me13fRrKkigibHhCpJgzr2r1cMWaE/3ijIl/Cg7SH+MX9NQpcXG0FhO+vuQD gd2zBWGH5qii83CBsGnxkf/t5exldlS09wgDEkU5YiHri6G8YLFRNo2d3//6WmiZxM1o 8iGw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=qB8P/6WO1D6RZP2Pmqy7a+v/iyOu8tobujQ8YoHYu9I=; b=VWghL+DHQjCTi9rYS/GhsEoPkWudTcyAkex4jKOTJtNzxU8FbUB2Q9dIytEE64+Fqj vkEXeV8HScD9y4/Sm2xFzZL4XdftRa+6FLF5J0HnU16L0kWI/v22/HKW+WHrF/BcbMjQ MDc8CL4oEiBdZpOudkc2n7TtiK6gKIuijLBAYbaetEVnwcVqQIpUYdx0V2G1wYIdNUZR OJYiAKGmoKHAikdAz0JYq/IEFUNsREHjPITMoDlp3WbrPQBpnZBDrHgwFY2YcJ23yXVf I1BcQmPxggJR8M/z1GpD6HeytUr/thNEOc+5JCSeL9nu3Q4WbHxba4XPy/yB15A63iRa To5g== X-Gm-Message-State: AOAM532h8K/RaQ4PsmQ+Hz51xk3ir0PuSfwmhkj/69Ts2Y8DaWe8T5CM 29NtAkGjecTYaw57Fq5vYDt7GQ== X-Received: by 2002:a9d:73c6:: with SMTP id m6mr3795879otk.105.1603311109298; Wed, 21 Oct 2020 13:11:49 -0700 (PDT) Received: from localhost.localdomain (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id t5sm838166otl.22.2020.10.21.13.11.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 Oct 2020 13:11:48 -0700 (PDT) From: Bjorn Andersson To: Pavel Machek , Dan Murphy , Rob Herring , Andy Gross , Bjorn Andersson , Thierry Reding , =?utf-8?q?Uwe_Kleine-K?= =?utf-8?b?w7ZuaWc=?= , Lee Jones , Martin Botka Cc: linux-leds@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-pwm@vger.kernel.org Subject: [PATCH v6 1/4] dt-bindings: leds: Add Qualcomm Light Pulse Generator binding Date: Wed, 21 Oct 2020 13:12:21 -0700 Message-Id: <20201021201224.3430546-2-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.28.0 In-Reply-To: <20201021201224.3430546-1-bjorn.andersson@linaro.org> References: <20201021201224.3430546-1-bjorn.andersson@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This adds the binding document describing the three hardware blocks related to the Light Pulse Generator found in a wide range of Qualcomm PMICs. Signed-off-by: Bjorn Andersson --- Changes since v5: - None .../bindings/leds/leds-qcom-lpg.yaml | 170 ++++++++++++++++++ 1 file changed, 170 insertions(+) create mode 100644 Documentation/devicetree/bindings/leds/leds-qcom-lpg.yaml -- 2.28.0 diff --git a/Documentation/devicetree/bindings/leds/leds-qcom-lpg.yaml b/Documentation/devicetree/bindings/leds/leds-qcom-lpg.yaml new file mode 100644 index 000000000000..5ccf0f3d8f1b --- /dev/null +++ b/Documentation/devicetree/bindings/leds/leds-qcom-lpg.yaml @@ -0,0 +1,170 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/leds/leds-qcom-lpg.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm Light Pulse Generator + +maintainers: + - Bjorn Andersson + +description: > + The Qualcomm Light Pulse Generator consists of three different hardware blocks; + a ramp generator with lookup table, the light pulse generator and a three + channel current sink. These blocks are found in a wide range of Qualcomm PMICs. + +properties: + compatible: + enum: + - qcom,pm8916-pwm + - qcom,pm8941-lpg + - qcom,pm8994-lpg + - qcom,pmi8994-lpg + - qcom,pmi8998-lpg + + "#pwm-cells": + const: 2 + + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + + qcom,power-source: + $ref: /schemas/types.yaml#definitions/uint32 + description: > + power-source used to drive the output, as defined in the datasheet. + Should be specified if the TRILED block is present + enum: + - 0 + - 1 + - 3 + + multi-led: + type: object + $ref: leds-class-multicolor.yaml# + properties: + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + + "^led@[0-9a-f]$": + type: object + $ref: common.yaml# + + properties: + "qcom,dtest": + $ref: /schemas/types.yaml#definitions/uint32-array + description: > + configures the output into an internal test line of the pmic. Specified + by a list of u32 pairs, one pair per channel, where each pair denotes the + test line to drive and the second configures how the value should be + outputed, as defined in the datasheet + minItems: 2 + maxItems: 2 + + required: + - reg + +patternProperties: + "^led@[0-9a-f]$": + type: object + $ref: common.yaml# + properties: + "qcom,dtest": + $ref: /schemas/types.yaml#definitions/uint32-array + description: > + configures the output into an internal test line of the pmic. Specified + by a list of u32 pairs, one pair per channel, where each pair denotes the + test line to drive and the second configures how the value should be + outputed, as defined in the datasheet + minItems: 2 + maxItems: 2 + + required: + - reg + +required: + - compatible + +additionalProperties: false + +examples: + - | + #include + + lpg { + compatible = "qcom,pmi8994-lpg"; + + #address-cells = <1>; + #size-cells = <0>; + + qcom,power-source = <1>; + + led@1 { + reg = <1>; + label = "green:user1"; + }; + + led@2 { + reg = <2>; + label = "green:user0"; + default-state = "on"; + }; + + led@3 { + reg = <3>; + label = "green:user2"; + }; + + led@4 { + reg = <4>; + label = "green:user3"; + + qcom,dtest = <4 1>; + }; + }; + - | + #include + + lpg { + compatible = "qcom,pmi8994-lpg"; + + #address-cells = <1>; + #size-cells = <0>; + + qcom,power-source = <1>; + + multi-led { + color = ; + label = "rgb:notification"; + + #address-cells = <1>; + #size-cells = <0>; + + led@1 { + reg = <1>; + color = ; + }; + + led@2 { + reg = <2>; + color = ; + }; + + led@3 { + reg = <3>; + color = ; + }; + }; + }; + - | + lpg { + compatible = "qcom,pm8916-pwm"; + #pwm-cells = <2>; + }; +... From patchwork Wed Oct 21 20:12:23 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 318878 Delivered-To: patch@linaro.org Received: by 2002:a92:d1d1:0:0:0:0:0 with SMTP id u17csp2482999ilg; Wed, 21 Oct 2020 13:11:57 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzT+rLaGCN30MBqg2PNnLcXRFyCzaglg1qps7WLCg+irvoJtUWCMzo3if4ge2QPj3UCuPyz X-Received: by 2002:aa7:cd09:: with SMTP id b9mr4647261edw.55.1603311116923; Wed, 21 Oct 2020 13:11:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1603311116; cv=none; d=google.com; s=arc-20160816; b=jfQtL6l1Hf8whCnkoFNnBcdDPmlqEj4PyY+IVem8/D7brHE/ZQ0M4EcOnymSUD8M9H LCyEzP9bSFjglMVqN7Ln4sF7ECBbBBFbg5laEHrbRu3LWpB0SXKpGXLNydlnjGfC1aa7 DZNhb1V3rn20UtrMcc8s0juuPJZ0jW7XvJXFxJqKByvuQZaIyk0hxHVV8SH73oAdhJmK 9iWtQ12bhx4VoEuCdgEayDjcmCZDqadd4hq8NljQ+BuKP8FQUTRW0vUGOB7K3+aojsYd Xq2C6E9jGd/jwigF3Tk/d/DfB0FuzJyk5yOdspk9vg1wFdkhEvTskbcJBc2VIr3tnbyZ RhrQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=CTQjXkyBU+AXR4n3+CD+/Udf1tnLCv+grrFndIKi/I8=; b=RSK4m+xnQHDwrzW6bPJI4wmIIzMWDosR+U+NjuCtw8NsDhrCzVLNpzSyWYTQcHHZI2 dHfBac8LYh2mKVrfTKYSDf4cRDM9J8uwws4TxeZ0NkkihikOoyXjkgEZTOOh3zfeBkvP EoPGdzHsNnS3okS9nOCeDMxOYa5TZ3NEhgLTm3fwYjHn8clMfri1UqBdQ60PhYDHLyBw rHpWEbdLOmWEZJTX1RdgW8OEekAubp/haEfPpG1+d0gMRKvTQ1BwcdlCDGbbe66w0H0i 58KDXa9mze0wTyyI8gRj5yWLnxKNWZWN+ZtGX5aXBJ/k6CBmcb7dmdzp+2aBkMccymsp ZcKA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rpbvkLyJ; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g10si122459ejf.674.2020.10.21.13.11.56; Wed, 21 Oct 2020 13:11:56 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rpbvkLyJ; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2505151AbgJUULy (ORCPT + 6 others); Wed, 21 Oct 2020 16:11:54 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33570 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2505138AbgJUULw (ORCPT ); Wed, 21 Oct 2020 16:11:52 -0400 Received: from mail-oi1-x243.google.com (mail-oi1-x243.google.com [IPv6:2607:f8b0:4864:20::243]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7A468C0613D2 for ; Wed, 21 Oct 2020 13:11:52 -0700 (PDT) Received: by mail-oi1-x243.google.com with SMTP id k27so776624oij.11 for ; Wed, 21 Oct 2020 13:11:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=CTQjXkyBU+AXR4n3+CD+/Udf1tnLCv+grrFndIKi/I8=; b=rpbvkLyJKFEWhkI0bl3iRJ+6Poue7ZjikFm+j1wMw19BQi6vVa2w+6A7TGM4i5AvyJ FLoZ+56T1NEJM6CnMG5xvbV4BZ3aTwgZlOpE4elptBwWTWUTiwXEYciyvTWCF9mgW5kO nHLnEdd7zEnzst/FkZ1nUrX+w01wrlpCzhQpiMj5TjFp9YR/p8z01F8O/OdyiuvL5dAN 8+cxJbZJW5I6nERd6vGo3ztfMoIi7HTdSi18LDcBVYaMiMpJxUbXhbjCskQin9kGq5M8 wKylvPzXTkMyZGExbYQZaHjA/jcY96t7sXYPv4LDgvAF8IyCntAftflBr8R6so9a1/j6 LJGw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=CTQjXkyBU+AXR4n3+CD+/Udf1tnLCv+grrFndIKi/I8=; b=PfBaSNHjak3mDV8g7oKpR0f0Ph1L9K77kPNZlJ7muqkA9bmFp04ktF0gzsgVZHTSEX 5XdRb8DtDTLBTsFH5YnKiwlP5ppW8QGLlmJp2YXcWBoJ0eEGsQEhbUHTEHyckIKP3WaM c6hlOdljAzPii4u3Ql1U8kffEJEDDKxGphACArtgFYrMBM11nLb0E427TC1O1P1J2hqP f1kTireMTMay+1HiZumLX2OHAkNoWutFO/79Ov2FsTMHWgMlGkFeF9hNZNRBrYa5ydYK nx+S+9btVs08yEhEUhi63PelgzLyJ1D7QBraABNMfMPB8WfhApSXzn/6D1vGcXQx/1lx iPIQ== X-Gm-Message-State: AOAM533wsn7WWx4pPu/U/Nx1ic436InT+2UWZWQOwRAa7xNi3jUjcuTB HTz4/mb2wxbZPBIvwYgFvcKdMg== X-Received: by 2002:aca:4c0d:: with SMTP id z13mr3207502oia.78.1603311111876; Wed, 21 Oct 2020 13:11:51 -0700 (PDT) Received: from localhost.localdomain (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id t5sm838166otl.22.2020.10.21.13.11.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 Oct 2020 13:11:51 -0700 (PDT) From: Bjorn Andersson To: Pavel Machek , Dan Murphy , Rob Herring , Andy Gross , Bjorn Andersson , Thierry Reding , =?utf-8?q?Uwe_Kleine-K?= =?utf-8?b?w7ZuaWc=?= , Lee Jones , Martin Botka Cc: linux-leds@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-pwm@vger.kernel.org Subject: [PATCH v6 3/4] arm64: dts: qcom: pm(i)8994: Add mpp and lpg blocks Date: Wed, 21 Oct 2020 13:12:23 -0700 Message-Id: <20201021201224.3430546-4-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.28.0 In-Reply-To: <20201021201224.3430546-1-bjorn.andersson@linaro.org> References: <20201021201224.3430546-1-bjorn.andersson@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org The pm8994 contains a 6 LPG channels and the pmi8994 contains 4 MPP channels and a 4 channel LPG, with TRILED and LUT blocks. Add nodes for these blocks. Signed-off-by: Bjorn Andersson --- Changes since v5: - None arch/arm64/boot/dts/qcom/pm8994.dtsi | 9 +++++++++ arch/arm64/boot/dts/qcom/pmi8994.dtsi | 20 ++++++++++++++++++++ 2 files changed, 29 insertions(+) -- 2.28.0 diff --git a/arch/arm64/boot/dts/qcom/pm8994.dtsi b/arch/arm64/boot/dts/qcom/pm8994.dtsi index 7e4f777746cb..b5bef687aa3c 100644 --- a/arch/arm64/boot/dts/qcom/pm8994.dtsi +++ b/arch/arm64/boot/dts/qcom/pm8994.dtsi @@ -86,6 +86,15 @@ pmic@1 { #address-cells = <1>; #size-cells = <0>; + pm8994_lpg: lpg { + compatible = "qcom,pm8994-lpg"; + + #address-cells = <1>; + #size-cells = <0>; + + status = "disabled"; + }; + pm8994_spmi_regulators: regulators { compatible = "qcom,pm8994-regulators"; }; diff --git a/arch/arm64/boot/dts/qcom/pmi8994.dtsi b/arch/arm64/boot/dts/qcom/pmi8994.dtsi index e5ed28ab9b2d..23f41328d191 100644 --- a/arch/arm64/boot/dts/qcom/pmi8994.dtsi +++ b/arch/arm64/boot/dts/qcom/pmi8994.dtsi @@ -19,6 +19,17 @@ pmi8994_gpios: gpios@c000 { interrupt-controller; #interrupt-cells = <2>; }; + + pmi8994_mpps: mpps@a000 { + compatible = "qcom,pm8994-mpp"; + reg = <0xa000>; + gpio-controller; + #gpio-cells = <2>; + interrupts = <0 0xa0 0 IRQ_TYPE_NONE>, + <0 0xa1 0 IRQ_TYPE_NONE>, + <0 0xa2 0 IRQ_TYPE_NONE>, + <0 0xa3 0 IRQ_TYPE_NONE>; + }; }; pmic@3 { @@ -27,6 +38,15 @@ pmic@3 { #address-cells = <1>; #size-cells = <0>; + pmi8994_lpg: lpg@b100 { + compatible = "qcom,pmi8994-lpg"; + + #address-cells = <1>; + #size-cells = <0>; + + status = "disabled"; + }; + pmi8994_spmi_regulators: regulators { compatible = "qcom,pmi8994-regulators"; #address-cells = <1>;