From patchwork Tue Aug 22 13:39:07 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kishon Vijay Abraham I X-Patchwork-Id: 110662 Delivered-To: patch@linaro.org Received: by 10.140.95.78 with SMTP id h72csp2700730qge; Tue, 22 Aug 2017 06:43:05 -0700 (PDT) X-Received: by 10.84.214.8 with SMTP id h8mr887693pli.166.1503409385070; Tue, 22 Aug 2017 06:43:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1503409385; cv=none; d=google.com; s=arc-20160816; b=JUQ2OuVt0gU9IvJ37sgPQ8UIh/lKdEaJSUL9vO64OOAY3QtTIn/fosbF0i88jdI8JI m/80nOlEe/9BBSaQqxw/3sh5qVFlrjafh+58yLnoabkJr0dBUd2x+ytiU0py5qkh+l/V mcaRonh2MthrbUXWEeZrPplHnZZHURqCp/TRF4hm9jpo7RFPxU+J708SgmeIgOTRDmhT yTphnzaMAfke1CVa8sGztpC4eAhzYDTJ1OTnfMHamdUobfrEOEHJ3gaIeiVWwygBYipz ISRz9BiHRrK8a1kgmLMOK4ODa6mbiHMtLrR1AlDDArX77afDdU5UKqbCwC/pXMzOGY3i 1W9Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=/LnpaKlA129ttPCdzh4sTkm2A0leC9U8DZLlrDZuIUI=; b=iwIXeIpC1b2qxHdu1h2Pmzb53TdjFuY0ZxQzOVEJ1/gjO5vDcsp4DoD8oGnvyjy6Dj 9XW4W1VinlVrO0oNXIf4srDgnOSOUmRBtSekZ8b8vKdAwUUtj4+EiYx/fFgv0Kte/WBW nOkI3ac6v60vTXLMDRAQ59C+4ww3U2Uk5CGHNfE9NzF14sSPrNf0J/0mrY1pwPJyuTxn 8/gJALQX0fXn1oxcOr4CU3aNFGc33+28I2StEMk6KhrnEiKGgNOzmI8Av44yL6/W0A0q ihF8RfVj92i1rr5HgEDBnvqxc4sfaNHaiySsajFuShwulN20Uwlr6UDBlpy61b2uOHaT 4iWg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=w40z38Fr; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 77si8755506pgg.739.2017.08.22.06.43.04; Tue, 22 Aug 2017 06:43:05 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=w40z38Fr; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933031AbdHVNlS (ORCPT + 26 others); Tue, 22 Aug 2017 09:41:18 -0400 Received: from lelnx193.ext.ti.com ([198.47.27.77]:19944 "EHLO lelnx193.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932541AbdHVNkE (ORCPT ); Tue, 22 Aug 2017 09:40:04 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by lelnx193.ext.ti.com (8.15.1/8.15.1) with ESMTP id v7MDdKMK000542; Tue, 22 Aug 2017 08:39:20 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com; s=ti-com-17Q1; t=1503409160; bh=Sn59ukb5R1mV0y30BSFVxBq9F22IW/Xs2NBaECwvm5A=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=w40z38Fr37idhNWhkWfKOBrmIFbOR8IC7njg7uY7Ljlzfj1k4h2deQBqFeKwGV4Do x5Gv6d6Zxv//21sG/rRkhhFVEt94oL5xBr2TgGcF3+8eq8kljd20iBAr2QFNapVtod jCdRMZRxQrDiqphpxdGjzbiGjNF09SRUleZS6/hs= Received: from DLEE114.ent.ti.com (dlee114.ent.ti.com [157.170.170.25]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id v7MDdJcZ030750; Tue, 22 Aug 2017 08:39:19 -0500 Received: from DLEE107.ent.ti.com (157.170.170.37) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.1.845.34; Tue, 22 Aug 2017 08:39:19 -0500 Received: from dlep32.itg.ti.com (157.170.170.100) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.845.34 via Frontend Transport; Tue, 22 Aug 2017 08:39:19 -0500 Received: from a0393678ub.india.ti.com (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id v7MDdFq0029402; Tue, 22 Aug 2017 08:39:16 -0500 From: Kishon Vijay Abraham I To: Ulf Hansson , Adrian Hunter , Rob Herring , Tony Lindgren CC: Sekhar Nori , Russell King , Ravikumar Kattekola , , , , , , Kishon Vijay Abraham I Subject: [PATCH v2 3/5] dt-bindings: sdhci-omap: Add bindings for the sdhci-omap controller Date: Tue, 22 Aug 2017 19:09:07 +0530 Message-ID: <20170822133907.21549-1-kishon@ti.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20170821142132.GH6008@atomide.com> References: <20170821142132.GH6008@atomide.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add binding for the TI's sdhci-omap controller. This now includes only a subset of properties documented in ti-omap-hsmmc.txt but will eventually include all the properties. Signed-off-by: Kishon Vijay Abraham I --- Changes from v1: *) Create a new sdhci-omap.txt document for TI's sdhci-omap controller instead of using the ti-omap-hsmmc.txt as suggested by Tony .../devicetree/bindings/mmc/sdhci-omap.txt | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) create mode 100644 Documentation/devicetree/bindings/mmc/sdhci-omap.txt -- 2.11.0 diff --git a/Documentation/devicetree/bindings/mmc/sdhci-omap.txt b/Documentation/devicetree/bindings/mmc/sdhci-omap.txt new file mode 100644 index 000000000000..139695ad2d58 --- /dev/null +++ b/Documentation/devicetree/bindings/mmc/sdhci-omap.txt @@ -0,0 +1,22 @@ +* TI OMAP SDHCI Controller + +Refer to mmc.txt for standard MMC bindings. + +Required properties: +- compatible: Should be "ti,dra7-sdhci" for DRA7 and DRA72 controllers +- ti,hwmods: Must be "mmc", is controller instance starting 1 + +Optional properties: +- ti,dual-volt: boolean, supports dual voltage cards +- ti,non-removable: non-removable slot (like eMMC) + +Example: + mmc1: mmc@0x4809c000 { + compatible = "ti,omap4-hsmmc"; + reg = <0x4809c000 0x400>; + ti,hwmods = "mmc1"; + ti,dual-volt; + bus-width = <4>; + vmmc-supply = <&vmmc>; /* phandle to regulator node */ + ti,non-removable; + };