From patchwork Mon Aug 14 11:34:17 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 109988 Delivered-To: patch@linaro.org Received: by 10.140.95.78 with SMTP id h72csp4210070qge; Mon, 14 Aug 2017 04:34:35 -0700 (PDT) X-Received: by 10.101.89.69 with SMTP id g5mr23758172pgu.270.1502710475504; Mon, 14 Aug 2017 04:34:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1502710475; cv=none; d=google.com; s=arc-20160816; b=ypts7SfVLAJClv/cwigGHi8jXe8olYN89SLojJR+EqR7eYhRHGLsoC+0S4ZKR8vqop B9opuSm9QHcBlOuakoPUnIUxX7FrZ0HMv734OFbWQ7iyh1EuVZxZ00DjCYkWt+tJ8weL rYqsT2704rtBjNp8nkrWCqSVS+Ya0luy86ZNnNb8JLNf5wRfJJlq2VtbWSHO24u3gnuR 51Yc2NrP6BDqC+gvZnrIe9rmSJJW+QZfIOLC2tjY8CEDDlJxRk/fVsDcZvh/3wq+FT6F uumZTzsNYlbFbzZcDXt3Qg2TgpaUd0ry/hBHN3f6w2G+yAh2eFR7Yik1f/K1K3k2bNwa gw5w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature:arc-authentication-results; bh=wgJYJilrjBDoTnpqfA3FswSsbeCJvlsBIy6YAg92pWI=; b=Qh5kXIVzcb97bIvcu2MiqCLP3b7VK5qJB1dGEQn9uaQcrC33o19Jx/CjmqEZ8mTTwC vptBJkChhXm21t0dbiWac1ObrcMxL2l6kO/R7I9H1hFoDHmU+mRpeMVYaZCd36KJFE3y ijh/WiJjx4vMSa0qcwRpiCRzSJ+sykLjTT2pXChCCSzcSwuLj9NFbl/IdfSmKWre4bI3 qDEXkJJ3NG/ccOOu7suOwzzsodVVMPIpnLutrqHNF6jEkuvkKkL6yttcAhC0b7cziqzT HToSETTsNMD5CODxMeRZgGP0uIJWsG8yjmGGm/vFn7JLtIywnRp8ks91DIuOaiSa+OR4 xePA== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=Y3TnBB6o; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o12si4512916pli.911.2017.08.14.04.34.35; Mon, 14 Aug 2017 04:34:35 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=Y3TnBB6o; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752844AbdHNLee (ORCPT + 6 others); Mon, 14 Aug 2017 07:34:34 -0400 Received: from mail-it0-f42.google.com ([209.85.214.42]:37060 "EHLO mail-it0-f42.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752817AbdHNLec (ORCPT ); Mon, 14 Aug 2017 07:34:32 -0400 Received: by mail-it0-f42.google.com with SMTP id 76so17116751ith.0 for ; Mon, 14 Aug 2017 04:34:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=PSAB4S8LTJ56kfzMGun6OPzJr+TlLiMBYAcxnQZXQbw=; b=Y3TnBB6o3OT6Ici7jLouUItkutcxjXJwk6CkjpIsYiai7fLE2+QCGpxDX3s6OPKBTu hA3EsO+/mGs2p2baAvbREVSiUHgivEAWcDCfrkb6PJQs57Od7K04r+6xIeezTOQzEJqU v3vL0+hPCyLWdK7PKMV21f87TdUVbynnK9dl4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=PSAB4S8LTJ56kfzMGun6OPzJr+TlLiMBYAcxnQZXQbw=; b=n6DdkO52NzDjyYJT3Rrx2B462mSB7sv4UYrEMJxckPI/kBkzGk6seP2YAWkbUE8vQw MauJF6krzMoowBSxPpwjY2PrM8RI1q5T4H51Ipmpke+FcPztAj84ig+NrDaCSylaauKt loEMCL5EPKblffDYuNvZwupH/mCeVRUCOiZB6T34EC+4MIJtb14fvPtIULf20UwRC7Bq oruR1PORolDskn8J6ocYuwE/kbYforUlDBs9J0ieNVZOc81OisWGpE9Fjb8dhHMb2eRK y7/cd1bGxycExynhvdfzj/sTetfZnL+lZ19ZCbDnI7ZqAjKE1WR/hwNVT0+Yjr8CICFz PzPA== X-Gm-Message-State: AHYfb5hevFe2wckKxYKrU4HEmi6aHBjWf3PKv36X3wshDZL4FyIySxDg LsbgTgpSEfmeNdmM X-Received: by 10.36.26.200 with SMTP id 191mr5314341iti.7.1502710472138; Mon, 14 Aug 2017 04:34:32 -0700 (PDT) Received: from localhost.localdomain (static.8.26.4.46.clients.your-server.de. [46.4.26.8]) by smtp.gmail.com with ESMTPSA id y4sm2679994itb.22.2017.08.14.04.34.30 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 14 Aug 2017 04:34:31 -0700 (PDT) From: srinivas.kandagatla@linaro.org To: Andy Gross , linux-arm-msm@vger.kernel.org Cc: linux-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH 1/3] arm64: dts: qcom: msm8996: add support to pcie Date: Mon, 14 Aug 2017 13:34:17 +0200 Message-Id: <20170814113420.30866-1-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 2.11.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Srinivas Kandagatla This patch adds support to 3 pcie root complexes found on MSM8996. Signed-off-by: Srinivas Kandagatla --- arch/arm64/boot/dts/qcom/msm8996-pins.dtsi | 195 +++++++++++++++++++++++++++++ arch/arm64/boot/dts/qcom/msm8996.dtsi | 166 ++++++++++++++++++++++++ 2 files changed, 361 insertions(+) -- 2.11.0 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm64/boot/dts/qcom/msm8996-pins.dtsi b/arch/arm64/boot/dts/qcom/msm8996-pins.dtsi index 659940434842..c5c42e94f387 100644 --- a/arch/arm64/boot/dts/qcom/msm8996-pins.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8996-pins.dtsi @@ -300,4 +300,199 @@ drive-strength = <2>; /* 2 MA */ }; }; + + pcie0_clkreq_default: pcie0_clkreq_default { + mux { + pins = "gpio36"; + function = "pci_e0"; + }; + + config { + pins = "gpio36"; + drive-strength = <2>; + bias-pull-up; + }; + }; + + pcie0_perst_default: pcie0_perst_default { + mux { + pins = "gpio35"; + function = "gpio"; + }; + + config { + pins = "gpio35"; + drive-strength = <2>; + bias-pull-down; + }; + }; + + pcie0_wake_default: pcie0_wake_default { + mux { + pins = "gpio37"; + function = "gpio"; + }; + + config { + pins = "gpio37"; + drive-strength = <2>; + bias-pull-up; + }; + }; + + pcie0_clkreq_sleep: pcie0_clkreq_sleep { + mux { + pins = "gpio36"; + function = "gpio"; + }; + + config { + pins = "gpio36"; + drive-strength = <2>; + bias-disable; + }; + }; + + pcie0_wake_sleep: pcie0_wake_sleep { + mux { + pins = "gpio37"; + function = "gpio"; + }; + + config { + pins = "gpio37"; + drive-strength = <2>; + bias-disable; + }; + }; + + pcie1_clkreq_default: pcie1_clkreq_default { + mux { + pins = "gpio131"; + function = "pci_e1"; + }; + + config { + pins = "gpio131"; + drive-strength = <2>; + bias-pull-up; + }; + }; + + pcie1_perst_default: pcie1_perst_default { + mux { + pins = "gpio130"; + function = "gpio"; + }; + + config { + pins = "gpio130"; + drive-strength = <2>; + bias-pull-down; + }; + }; + + pcie1_wake_default: pcie1_wake_default { + mux { + pins = "gpio132"; + function = "gpio"; + }; + + config { + pins = "gpio132"; + drive-strength = <2>; + bias-pull-down; + }; + }; + + pcie1_clkreq_sleep: pcie1_clkreq_sleep { + mux { + pins = "gpio131"; + function = "gpio"; + }; + + config { + pins = "gpio131"; + drive-strength = <2>; + bias-disable; + }; + }; + + pcie1_wake_sleep: pcie1_wake_sleep { + mux { + pins = "gpio132"; + function = "gpio"; + }; + + config { + pins = "gpio132"; + drive-strength = <2>; + bias-disable; + }; + }; + + pcie2_clkreq_default: pcie2_clkreq_default { + mux { + pins = "gpio115"; + function = "pci_e2"; + }; + + config { + pins = "gpio115"; + drive-strength = <2>; + bias-pull-up; + }; + }; + + pcie2_perst_default: pcie2_perst_default { + mux { + pins = "gpio114"; + function = "gpio"; + }; + + config { + pins = "gpio114"; + drive-strength = <2>; + bias-pull-down; + }; + }; + + pcie2_wake_default: pcie2_wake_default { + mux { + pins = "gpio116"; + function = "gpio"; + }; + + config { + pins = "gpio116"; + drive-strength = <2>; + bias-pull-down; + }; + }; + + pcie2_clkreq_sleep: pcie2_clkreq_sleep { + mux { + pins = "gpio115"; + function = "gpio"; + }; + + config { + pins = "gpio115"; + drive-strength = <2>; + bias-disable; + }; + }; + + pcie2_wake_sleep: pcie2_wake_sleep { + mux { + pins = "gpio116"; + function = "gpio"; + }; + + config { + pins = "gpio116"; + drive-strength = <2>; + bias-disable; + }; + }; }; diff --git a/arch/arm64/boot/dts/qcom/msm8996.dtsi b/arch/arm64/boot/dts/qcom/msm8996.dtsi index 887b61c872dd..d158fd16c440 100644 --- a/arch/arm64/boot/dts/qcom/msm8996.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8996.dtsi @@ -819,6 +819,172 @@ phy-names = "usb2-phy", "usb3-phy"; }; }; + + agnoc@0 { + power-domains = <&gcc AGGRE0_NOC_GDSC>; + compatible = "simple-pm-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges; + + pcie0: qcom,pcie@00600000 { + compatible = "qcom,pcie-msm8996", "snps,dw-pcie"; + status = "disabled"; + power-domains = <&gcc PCIE0_GDSC>; + bus-range = <0x00 0xff>; + num-lanes = <1>; + + reg = <0x00600000 0x2000>, + <0x0c000000 0xf1d>, + <0x0c000f20 0xa8>, + <0x0c100000 0x100000>; + reg-names = "parf", "dbi", "elbi","config"; + + phys = <&pciephy_0>; + phy-names = "pciephy"; + + #address-cells = <3>; + #size-cells = <2>; + ranges = <0x01000000 0x0 0x0c200000 0x0c200000 0x0 0x100000>, + <0x02000000 0x0 0x0c300000 0x0c300000 0x0 0xd00000>; + + interrupts = ; + interrupt-names = "msi"; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 0x7>; + interrupt-map = <0 0 0 1 &intc 0 244 IRQ_TYPE_LEVEL_HIGH>, /* int_a */ + <0 0 0 2 &intc 0 245 IRQ_TYPE_LEVEL_HIGH>, /* int_b */ + <0 0 0 3 &intc 0 247 IRQ_TYPE_LEVEL_HIGH>, /* int_c */ + <0 0 0 4 &intc 0 248 IRQ_TYPE_LEVEL_HIGH>; /* int_d */ + + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&pcie0_clkreq_default &pcie0_perst_default &pcie0_wake_default>; + pinctrl-1 = <&pcie0_clkreq_sleep &pcie0_perst_default &pcie0_wake_sleep>; + + + vdda-supply = <&pm8994_l28>; + + linux,pci-domain = <0>; + + clocks = <&gcc GCC_PCIE_0_PIPE_CLK>, + <&gcc GCC_PCIE_0_AUX_CLK>, + <&gcc GCC_PCIE_0_CFG_AHB_CLK>, + <&gcc GCC_PCIE_0_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_0_SLV_AXI_CLK>; + + clock-names = "pipe", + "aux", + "cfg", + "bus_master", + "bus_slave"; + + }; + + pcie1: qcom,pcie@00608000 { + compatible = "qcom,pcie-msm8996", "snps,dw-pcie"; + power-domains = <&gcc PCIE1_GDSC>; + bus-range = <0x00 0xff>; + num-lanes = <1>; + + status = "disabled"; + + reg = <0x00608000 0x2000>, + <0x0d000000 0xf1d>, + <0x0d000f20 0xa8>, + <0x0d100000 0x100000>; + + reg-names = "parf", "dbi", "elbi","config"; + + phys = <&pciephy_1>; + phy-names = "pciephy"; + + #address-cells = <3>; + #size-cells = <2>; + ranges = <0x01000000 0x0 0x0d200000 0x0d200000 0x0 0x100000>, + <0x02000000 0x0 0x0d300000 0x0d300000 0x0 0xd00000>; + + interrupts = ; + interrupt-names = "msi"; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 0x7>; + interrupt-map = <0 0 0 1 &intc 0 272 IRQ_TYPE_LEVEL_HIGH>, /* int_a */ + <0 0 0 2 &intc 0 273 IRQ_TYPE_LEVEL_HIGH>, /* int_b */ + <0 0 0 3 &intc 0 274 IRQ_TYPE_LEVEL_HIGH>, /* int_c */ + <0 0 0 4 &intc 0 275 IRQ_TYPE_LEVEL_HIGH>; /* int_d */ + + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&pcie1_clkreq_default &pcie1_perst_default &pcie1_wake_default>; + pinctrl-1 = <&pcie1_clkreq_sleep &pcie1_perst_default &pcie1_wake_sleep>; + + + vdda-supply = <&pm8994_l28>; + linux,pci-domain = <1>; + + clocks = <&gcc GCC_PCIE_1_PIPE_CLK>, + <&gcc GCC_PCIE_1_AUX_CLK>, + <&gcc GCC_PCIE_1_CFG_AHB_CLK>, + <&gcc GCC_PCIE_1_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_1_SLV_AXI_CLK>; + + clock-names = "pipe", + "aux", + "cfg", + "bus_master", + "bus_slave"; + }; + + pcie2: qcom,pcie@00610000 { + compatible = "qcom,pcie-msm8996", "snps,dw-pcie"; + power-domains = <&gcc PCIE2_GDSC>; + bus-range = <0x00 0xff>; + num-lanes = <1>; + status = "disabled"; + reg = <0x00610000 0x2000>, + <0x0e000000 0xf1d>, + <0x0e000f20 0xa8>, + <0x0e100000 0x100000>; + + reg-names = "parf", "dbi", "elbi","config"; + + phys = <&pciephy_2>; + phy-names = "pciephy"; + + #address-cells = <3>; + #size-cells = <2>; + ranges = <0x01000000 0x0 0x0e200000 0x0e200000 0x0 0x100000>, + <0x02000000 0x0 0x0e300000 0x0e300000 0x0 0x1d00000>; + + device_type = "pci"; + + interrupts = ; + interrupt-names = "msi"; + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 0x7>; + interrupt-map = <0 0 0 1 &intc 0 142 IRQ_TYPE_LEVEL_HIGH>, /* int_a */ + <0 0 0 2 &intc 0 143 IRQ_TYPE_LEVEL_HIGH>, /* int_b */ + <0 0 0 3 &intc 0 144 IRQ_TYPE_LEVEL_HIGH>, /* int_c */ + <0 0 0 4 &intc 0 145 IRQ_TYPE_LEVEL_HIGH>; /* int_d */ + + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&pcie2_clkreq_default &pcie2_perst_default &pcie2_wake_default>; + pinctrl-1 = <&pcie2_clkreq_sleep &pcie2_perst_default &pcie2_wake_sleep >; + + vdda-supply = <&pm8994_l28>; + + linux,pci-domain = <2>; + clocks = <&gcc GCC_PCIE_2_PIPE_CLK>, + <&gcc GCC_PCIE_2_AUX_CLK>, + <&gcc GCC_PCIE_2_CFG_AHB_CLK>, + <&gcc GCC_PCIE_2_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_2_SLV_AXI_CLK>; + + clock-names = "pipe", + "aux", + "cfg", + "bus_master", + "bus_slave"; + }; + }; }; adsp-pil { From patchwork Mon Aug 14 11:34:19 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 109989 Delivered-To: patch@linaro.org Received: by 10.140.95.78 with SMTP id h72csp4210157qge; Mon, 14 Aug 2017 04:34:41 -0700 (PDT) X-Received: by 10.98.208.196 with SMTP id p187mr24784878pfg.320.1502710481201; Mon, 14 Aug 2017 04:34:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1502710481; cv=none; d=google.com; s=arc-20160816; b=drLbEx7Yo5A2rCFJSxXXiDYIxr76RGHvt2Y3Qj9gQj8M/5c9sCOgokgPDo65fcZPwe x4+Wn6izKe1YpQFVQHi0cbp0tZ/Rf/ELU87N5Zuiv3rG0ZWFkwLB7PNqpq1W3KZES6jy ZFtYQSDpcFLPi+0FNJu8nBrXUq1rrCXQQTPt5jzcYqkLz3iBwWDYP2txZI3CLjrwjlsC jkASwVd0WoS23bgUtBJ7JD8K4a6j0OLC+8OWGcdpRJNFV8aMXY1mDTECSw4BqZEkKi4q 8Rb46I9UkwS2iJzINaqKsO6XwQu1m2ZlzvPcKtoUsBoCRpNHIgPfVssV4nrH1QVRTrtB PlFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=JECnpaBrymTRatBIOYdL35IpQHHQmCaY/2ffBcYpGTo=; b=kLk0JfXPxSyanXgiATrAt0bFr/kLpmy1+BZqyaGkZbjW4S8Tw6xXJMriJkD4qaj3AR 3cNN8ykCi5Rp2qtQ+Qo9nmLpXmo3tSfQnQvAgSHmJVP6E8kkTJM7ijSnFe1qfavDqp3x jON/OjhGMhYVvuEYU6xjOCfTHjwXOOTbzwsvaSLZ55cLzeJZBNpSrFL6bxVUsqM3DGau 9gMrrnzZLvXiaKazQVJHZxpftTnw2kgwOkMfsNZOPPkPE3x9nMhAUb9hkSmjzlo8FBng HiDDoVF2d4jreP2DSnL60gxL/M9aDPDdL7Fh+7C2wr5bZ2rEUJIhibrmjWTG9xS99lwW OM7g== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=W01c9+cV; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n28si4039228pfb.362.2017.08.14.04.34.40; Mon, 14 Aug 2017 04:34:41 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=W01c9+cV; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752975AbdHNLei (ORCPT + 6 others); Mon, 14 Aug 2017 07:34:38 -0400 Received: from mail-io0-f172.google.com ([209.85.223.172]:34313 "EHLO mail-io0-f172.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752932AbdHNLeg (ORCPT ); Mon, 14 Aug 2017 07:34:36 -0400 Received: by mail-io0-f172.google.com with SMTP id o9so37819014iod.1 for ; Mon, 14 Aug 2017 04:34:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=nyG1VwBcrBKNJqZ2CcuSb/CcsXRc5fZbQYGdxJmgI/E=; b=W01c9+cV/vwqTevjXYpFCLtty+fRs87NnfmVZJXcM/CHDeRzV6JHDCdGbd7Q+ZSWBI V7TvYNaxGgaoG9bEnfAhdr6/wsVFgABUXtQt/RJ94LfzToODfnnJsBlgJLnS+7fKGgkW I05rdkMAcjyYdlQN75p0NJ2iL17VNoPeFsR4Q= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=nyG1VwBcrBKNJqZ2CcuSb/CcsXRc5fZbQYGdxJmgI/E=; b=QByxZqz5hUFrGpTs0Ezl4mUn8XPNZgRb+Qs1Btupfus+1CHtvbWAbwnQpizDhNVK5P q9DAB95L0m9qPv+IjR48wi+KHj9xu9aX1JV6vhjJQPCMR5DeCwXZD9vLz0RrozK0wNEL Tld1Ehn0cBirNgpUiepqWxtlZy+ii9PEa99IsGR4yS6NQzMsSWMR0qVpCnMWEsUZREsJ im1npyIjHf+vu0XE96iDZltiC6uZ59A+9TKav1VWaFouL2F8Ylk1mc5w/XXNAq0b8Ro9 8AqtE54M3OKIu0OaI56nVLcFRCP3PjHhXiwLo2EHZeWT1M+/2i4VWlxixBCI8FOjUPs8 CrZQ== X-Gm-Message-State: AIVw113XneiLTRwJdQtQjkKfhymXEeO5lmwnO0tTLob+qXUmAC5cNqjH cf2+UDayr+4ZnE1V X-Received: by 10.107.3.106 with SMTP id 103mr21492612iod.28.1502710475724; Mon, 14 Aug 2017 04:34:35 -0700 (PDT) Received: from localhost.localdomain (static.8.26.4.46.clients.your-server.de. [46.4.26.8]) by smtp.gmail.com with ESMTPSA id y4sm2679994itb.22.2017.08.14.04.34.34 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 14 Aug 2017 04:34:35 -0700 (PDT) From: srinivas.kandagatla@linaro.org To: Andy Gross , linux-arm-msm@vger.kernel.org Cc: linux-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH 3/3] arm64: dts: apq8096-db820c: always enable regulator LS expansion Date: Mon, 14 Aug 2017 13:34:19 +0200 Message-Id: <20170814113420.30866-3-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20170814113420.30866-1-srinivas.kandagatla@linaro.org> References: <20170814113420.30866-1-srinivas.kandagatla@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Srinivas Kandagatla 1.8v regulator on LS expansion should be left as always to comply with 96boards spec. Signed-off-by: Srinivas Kandagatla --- arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi | 6 ++++++ 1 file changed, 6 insertions(+) -- 2.11.0 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi b/arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi index 18c61693529e..0c10bbe55317 100644 --- a/arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi +++ b/arch/arm64/boot/dts/qcom/apq8096-db820c.dtsi @@ -189,9 +189,15 @@ regulator-min-microvolt = <1300000>; regulator-max-microvolt = <1300000>; }; + + /** + * 1.8v required on LS expansion + * for mezzanine boards + */ s4 { regulator-min-microvolt = <1800000>; regulator-max-microvolt = <1800000>; + regulator-always-on; }; s5 { regulator-min-microvolt = <2150000>;