From patchwork Mon Jul 31 11:38:31 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 108991 Delivered-To: patch@linaro.org Received: by 10.140.101.6 with SMTP id t6csp117795qge; Mon, 31 Jul 2017 04:38:50 -0700 (PDT) X-Received: by 10.98.149.132 with SMTP id c4mr15311722pfk.134.1501501130289; Mon, 31 Jul 2017 04:38:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1501501130; cv=none; d=google.com; s=arc-20160816; b=T17u8ZU2d8ZKnnQusrLUkI2sKsp1peJMQmZfY94IqgzOXaKyhNXptd1fvCkKvSbEEl UZfJHhjjBA7d8ghYcpU8z7vjbhRT0tCPQsW0wAzskbK1VOHTJKB6FZ6tmvYJLifHuryV wXkdU9DY309UQz++eELdY4HhfwZXZA4YKjoxzDBa2Cay7RuPtvjO6OVqlN4C+WJyj73Y UBmGcvV6+4c7ED1EF43uBYM4XipHxhKNCwVDPocl+3340jRdXirhX2MrA14n5cH2CEvO VYakIwY0fXL+kMm1Kjzx//3J0bO+Qe3JtYyAGVZkkDuTCK7EExZWg+4pJe4Jh18WWe/q DonA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=RTJo0JE+IlakT9eYi9rYGLWYRtvGxA8mWulQfKN6F0I=; b=ZpO2lkuGxRJTSTicRhnvUFZOTgWSuwi1rsQnYwBaLZVpS/fXdVVl0ZFWkv9TgKwZVB K6Olhjms4bpwQNQr52qm5we+Gbm4S8OkTTH73FGRjpgZQgddjU0djthF7WjbTCuF/OhK qmHj8rTRpg9ZnkNQ4tYsqbakvkMTpVm4Q3JxO4iq99GKnJ1zSc2vEFRt3tmmYD+7BsiO HKIfhdXibrknNlJizC0ThrDvnhEAzvLUgQWPjxpwGU/N5duCNxKcEbhk4my/bB4fGNF3 GeH8OwjrqBGTrg6FCBXcHrXd7hahlY6Nlti0MIhPmxXTO5mDicHQwMEJ4Qg2Hr3iONEV LdZQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@baylibre-com.20150623.gappssmtp.com header.b=nsAfNTNX; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c62si15950454pfd.31.2017.07.31.04.38.49; Mon, 31 Jul 2017 04:38:50 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@baylibre-com.20150623.gappssmtp.com header.b=nsAfNTNX; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752020AbdGaLip (ORCPT + 7 others); Mon, 31 Jul 2017 07:38:45 -0400 Received: from mail-wm0-f52.google.com ([74.125.82.52]:38747 "EHLO mail-wm0-f52.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751054AbdGaLij (ORCPT ); Mon, 31 Jul 2017 07:38:39 -0400 Received: by mail-wm0-f52.google.com with SMTP id m85so167370698wma.1 for ; Mon, 31 Jul 2017 04:38:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=m9jcsoViVqHif5QlcVZkzG1im2EDOdHAqYQXPfYdg8U=; b=nsAfNTNXFf/C+stE4HGkuD55ZWRF8eQZ8kcxOoV6zj/I4jrqEy5FU+hft5kDW/AewN ZfkggHeKD7Rwc9xYBcKo+1cSwkAfMXYCS0WCXgflI/p/vkqrAXhjVaxubEynpfdnN6vL pjTCBgusMqEXw4cs+kaynsCiGSm8LI2bLNRa6egf2p6pGKQWgHdZBG8HnCMVhqmCsTyZ 3zoWIAiSzIz7tXSI7PhDs0Z/ol3b71Vg/iTwsldF+B730vm7JQj6G2pV1ucKWrMszupf IYM95xGbaLF4sfcZiQryW6xXi86unIUV5a/tTKM/aACsmxEWY4Dukbr1HOK+f28RW4GT fGQA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=m9jcsoViVqHif5QlcVZkzG1im2EDOdHAqYQXPfYdg8U=; b=Je5dQ5jz8nrNIBz9fx5dKYK1AY3O/fUJ+kVX3k5xqu+opyUOmNRXsWyVTgXMW/xoGd eUxQhQ3w3oxUdKTf/klyWYIRtX8yavJ+GLL40xnJhA05LyOL2OrlB94yfLsZtfngLDTQ 51pksAUwGWlD1IHajNA5nWSNcRwDsR9+ykkUl1FiMZHw9WZvXWqHfdOZDBY+DfvakixP vi1I/RDNBwqt7tCGfdF0+7zW632uDo9WodhsYCvXoUJxJlPcsZLO9VCO4R+0+9p4F2bI 94eJwfnjl5InXsmZMWjVxKmgBhW6rQtUsxy/XOG5MpceMhlivIhYHjz7bDD6X4MwZmJf tDAQ== X-Gm-Message-State: AIVw112l0VmufA3CcF3BzVWs49ufX/ktYOPgPplAF+98iv8K9Hyae/50 b229JeZvud0LYzIT X-Received: by 10.28.45.10 with SMTP id t10mr11960245wmt.105.1501501117964; Mon, 31 Jul 2017 04:38:37 -0700 (PDT) Received: from localhost.localdomain ([90.63.244.31]) by smtp.googlemail.com with ESMTPSA id t2sm523450wmt.23.2017.07.31.04.38.36 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 31 Jul 2017 04:38:37 -0700 (PDT) From: Jerome Brunet To: Neil Armstrong , Michael Turquette , Stephen Boyd , Carlo Caione , Kevin Hilman , Arnd Bergmann , Olof Johansson Cc: Jerome Brunet , linux-clk@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH 1/2] clk: meson8b: expose every clock in the bindings Date: Mon, 31 Jul 2017 13:38:31 +0200 Message-Id: <20170731113832.26490-2-jbrunet@baylibre.com> X-Mailer: git-send-email 2.9.4 In-Reply-To: <20170731113832.26490-1-jbrunet@baylibre.com> References: <20170731113832.26490-1-jbrunet@baylibre.com> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Expose all clocks which maybe used as DT bindings Only clock ids internal the controller remain un-exposed (none on this particular controller at the moment) Signed-off-by: Jerome Brunet --- drivers/clk/meson/meson8b.h | 103 ++----------------------------- include/dt-bindings/clock/meson8b-clkc.h | 70 +++++++++++++++++++++ 2 files changed, 74 insertions(+), 99 deletions(-) -- 2.9.4 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/drivers/clk/meson/meson8b.h b/drivers/clk/meson/meson8b.h index a687e02547dc..c139bb3273ca 100644 --- a/drivers/clk/meson/meson8b.h +++ b/drivers/clk/meson/meson8b.h @@ -60,107 +60,12 @@ * CLKID index values * * These indices are entirely contrived and do not map onto the hardware. - * Migrate them out of this header and into the DT header file when they need - * to be exposed to client nodes in DT: include/dt-bindings/clock/meson8b-clkc.h + * It has now been decided to expose everything by default in the DT header: + * include/dt-bindings/clock/gxbb-clkc.h. Only the clocks ids we don't want + * to expose, such as the internal muxes and dividers of composite clocks, + * will remain defined here. */ -/* CLKID_UNUSED */ -/* CLKID_XTAL */ -/* CLKID_PLL_FIXED */ -/* CLKID_PLL_VID */ -/* CLKID_PLL_SYS */ -/* CLKID_FCLK_DIV2 */ -/* CLKID_FCLK_DIV3 */ -/* CLKID_FCLK_DIV4 */ -/* CLKID_FCLK_DIV5 */ -/* CLKID_FCLK_DIV7 */ -/* CLKID_CLK81 */ -/* CLKID_MALI */ -/* CLKID_CPUCLK */ -/* CLKID_ZERO */ -/* CLKID_MPEG_SEL */ -/* CLKID_MPEG_DIV */ -#define CLKID_DDR 16 -#define CLKID_DOS 17 -#define CLKID_ISA 18 -#define CLKID_PL301 19 -#define CLKID_PERIPHS 20 -#define CLKID_SPICC 21 -#define CLKID_I2C 22 -/* #define CLKID_SAR_ADC */ -#define CLKID_SMART_CARD 24 -/* #define CLKID_RNG0 */ -#define CLKID_UART0 26 -#define CLKID_SDHC 27 -#define CLKID_STREAM 28 -#define CLKID_ASYNC_FIFO 29 -/* #define CLKID_SDIO */ -#define CLKID_ABUF 31 -#define CLKID_HIU_IFACE 32 -#define CLKID_ASSIST_MISC 33 -#define CLKID_SPI 34 -#define CLKID_I2S_SPDIF 35 -/* #define CLKID_ETH */ -#define CLKID_DEMUX 37 -#define CLKID_AIU_GLUE 38 -#define CLKID_IEC958 39 -#define CLKID_I2S_OUT 40 -#define CLKID_AMCLK 41 -#define CLKID_AIFIFO2 42 -#define CLKID_MIXER 43 -#define CLKID_MIXER_IFACE 44 -#define CLKID_ADC 45 -#define CLKID_BLKMV 46 -#define CLKID_AIU 47 -#define CLKID_UART1 48 -#define CLKID_G2D 49 -/* #define CLKID_USB0 */ -/* #define CLKID_USB1 */ -#define CLKID_RESET 52 -#define CLKID_NAND 53 -#define CLKID_DOS_PARSER 54 -/* #define CLKID_USB */ -#define CLKID_VDIN1 56 -#define CLKID_AHB_ARB0 57 -#define CLKID_EFUSE 58 -#define CLKID_BOOT_ROM 59 -#define CLKID_AHB_DATA_BUS 60 -#define CLKID_AHB_CTRL_BUS 61 -#define CLKID_HDMI_INTR_SYNC 62 -#define CLKID_HDMI_PCLK 63 -/* CLKID_USB1_DDR_BRIDGE */ -/* CLKID_USB0_DDR_BRIDGE */ -#define CLKID_MMC_PCLK 66 -#define CLKID_DVIN 67 -#define CLKID_UART2 68 -/* #define CLKID_SANA */ -#define CLKID_VPU_INTR 70 -#define CLKID_SEC_AHB_AHB3_BRIDGE 71 -#define CLKID_CLK81_A9 72 -#define CLKID_VCLK2_VENCI0 73 -#define CLKID_VCLK2_VENCI1 74 -#define CLKID_VCLK2_VENCP0 75 -#define CLKID_VCLK2_VENCP1 76 -#define CLKID_GCLK_VENCI_INT 77 -#define CLKID_GCLK_VENCP_INT 78 -#define CLKID_DAC_CLK 79 -#define CLKID_AOCLK_GATE 80 -#define CLKID_IEC958_GATE 81 -#define CLKID_ENC480P 82 -#define CLKID_RNG1 83 -#define CLKID_GCLK_VENCL_INT 84 -#define CLKID_VCLK2_VENCLMCC 85 -#define CLKID_VCLK2_VENCL 86 -#define CLKID_VCLK2_OTHER 87 -#define CLKID_EDP 88 -#define CLKID_AO_MEDIA_CPU 89 -#define CLKID_AO_AHB_SRAM 90 -#define CLKID_AO_AHB_BUS 91 -#define CLKID_AO_IFACE 92 -#define CLKID_MPLL0 93 -#define CLKID_MPLL1 94 -#define CLKID_MPLL2 95 - #define CLK_NR_CLKS 96 /* include the CLKIDs that have been made part of the stable DT binding */ diff --git a/include/dt-bindings/clock/meson8b-clkc.h b/include/dt-bindings/clock/meson8b-clkc.h index e29227fb52a1..a9c0306330b6 100644 --- a/include/dt-bindings/clock/meson8b-clkc.h +++ b/include/dt-bindings/clock/meson8b-clkc.h @@ -21,15 +21,85 @@ #define CLKID_ZERO 13 #define CLKID_MPEG_SEL 14 #define CLKID_MPEG_DIV 15 +#define CLKID_DDR 16 +#define CLKID_DOS 17 +#define CLKID_ISA 18 +#define CLKID_PL301 19 +#define CLKID_PERIPHS 20 +#define CLKID_SPICC 21 +#define CLKID_I2C 22 #define CLKID_SAR_ADC 23 +#define CLKID_SMART_CARD 24 #define CLKID_RNG0 25 +#define CLKID_UART0 26 +#define CLKID_SDHC 27 +#define CLKID_STREAM 28 +#define CLKID_ASYNC_FIFO 29 #define CLKID_SDIO 30 +#define CLKID_ABUF 31 +#define CLKID_HIU_IFACE 32 +#define CLKID_ASSIST_MISC 33 +#define CLKID_SPI 34 +#define CLKID_I2S_SPDIF 35 #define CLKID_ETH 36 +#define CLKID_DEMUX 37 +#define CLKID_AIU_GLUE 38 +#define CLKID_IEC958 39 +#define CLKID_I2S_OUT 40 +#define CLKID_AMCLK 41 +#define CLKID_AIFIFO2 42 +#define CLKID_MIXER 43 +#define CLKID_MIXER_IFACE 44 +#define CLKID_ADC 45 +#define CLKID_BLKMV 46 +#define CLKID_AIU 47 +#define CLKID_UART1 48 +#define CLKID_G2D 49 #define CLKID_USB0 50 #define CLKID_USB1 51 +#define CLKID_RESET 52 +#define CLKID_NAND 53 +#define CLKID_DOS_PARSER 54 #define CLKID_USB 55 +#define CLKID_VDIN1 56 +#define CLKID_AHB_ARB0 57 +#define CLKID_EFUSE 58 +#define CLKID_BOOT_ROM 59 +#define CLKID_AHB_DATA_BUS 60 +#define CLKID_AHB_CTRL_BUS 61 +#define CLKID_HDMI_INTR_SYNC 62 +#define CLKID_HDMI_PCLK 63 #define CLKID_USB1_DDR_BRIDGE 64 #define CLKID_USB0_DDR_BRIDGE 65 +#define CLKID_MMC_PCLK 66 +#define CLKID_DVIN 67 +#define CLKID_UART2 68 #define CLKID_SANA 69 +#define CLKID_VPU_INTR 70 +#define CLKID_SEC_AHB_AHB3_BRIDGE 71 +#define CLKID_CLK81_A9 72 +#define CLKID_VCLK2_VENCI0 73 +#define CLKID_VCLK2_VENCI1 74 +#define CLKID_VCLK2_VENCP0 75 +#define CLKID_VCLK2_VENCP1 76 +#define CLKID_GCLK_VENCI_INT 77 +#define CLKID_GCLK_VENCP_INT 78 +#define CLKID_DAC_CLK 79 +#define CLKID_AOCLK_GATE 80 +#define CLKID_IEC958_GATE 81 +#define CLKID_ENC480P 82 +#define CLKID_RNG1 83 +#define CLKID_GCLK_VENCL_INT 84 +#define CLKID_VCLK2_VENCLMCC 85 +#define CLKID_VCLK2_VENCL 86 +#define CLKID_VCLK2_OTHER 87 +#define CLKID_EDP 88 +#define CLKID_AO_MEDIA_CPU 89 +#define CLKID_AO_AHB_SRAM 90 +#define CLKID_AO_AHB_BUS 91 +#define CLKID_AO_IFACE 92 +#define CLKID_MPLL0 93 +#define CLKID_MPLL1 94 +#define CLKID_MPLL2 95 #endif /* __MESON8B_CLKC_H */