From patchwork Sun Apr 6 15:32:42 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 878650 Received: from mail-lf1-f48.google.com (mail-lf1-f48.google.com [209.85.167.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2D38F21CC71 for ; Sun, 6 Apr 2025 15:32:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743953571; cv=none; b=VS3dmLjQWPFaqR9FXI9/aDedUtaZDRrakZqRLv/5fcSryt4gyn/lpa8azkxDCMGm0BOXDOHOs+JUg3zdaXgpk5mDkrIGICorPGYFff0VEE81ixcf09rkzbv7ZDG/K1dN38H7gujP2FOQQZEjA0LY6u9ngs0wzWbdRC8OsoyPuc4= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743953571; c=relaxed/simple; bh=k57KumfTqkRBjwzB5nsewQ7XWlKYcQPp7x2UhedqkFQ=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=U0Q82yFa3bW8HriPyJwRxXfdhayUjRkeCALCP1oKYyxMGIQoIiBc89VhjlzK6rkLHz/ZVW7Wt3UAz4x2kCq/7dldM5T91QHbv8TZgk8u2DMh+tVdiWiN79VjMwD7u0l1qRNqVOGvdEo9DLPG2tcisMukp8mVu4Vk5VlcKZo/b8c= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=b2JMIHcy; arc=none smtp.client-ip=209.85.167.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="b2JMIHcy" Received: by mail-lf1-f48.google.com with SMTP id 2adb3069b0e04-5493b5bc6e8so4501763e87.2 for ; Sun, 06 Apr 2025 08:32:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743953567; x=1744558367; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=7Bizm6h1CDdffqhCM31Ev0bSZrO0bxrQbCDmltlpuTU=; b=b2JMIHcycwhOrIfYbrGnxbkkW+crKBUlu9h3fIguR6WWNna3C+0EpeG8wCOWK5GH8Y RcdGlBrsbR/PRJ55ctvGAikiDcfgM5Ov+NLwoK+wuzIgZawAQULwD1Vd+MCgSrBbaUVi oirxYtsNfN9MuhoP1X/NIIF3P4enJ19/useKpwHxZ7Pm+SLsli2uiE+fPUlGvOryAHFE +qoJZZu1cyf0ovegrJATVMdNMcaM3581823IkkXhg0frtpr8C+9zNnJ4b5BlA8k0DRit Wwg+YWXxTwBIQhv3hCQFl9lne51W5/fs+ZgHHZsARuqjEdlxwDSjruKke2fkI/ZcBN2c /2Xw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743953567; x=1744558367; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=7Bizm6h1CDdffqhCM31Ev0bSZrO0bxrQbCDmltlpuTU=; b=uV78AtUj/LvV76QzA0WJWf+/oW7b7fBzkl1kCBzlODfkXOH8St0+wzCQysf8r9lqTf FfZVFQO5m6Ze8CadZtTDHZIpyJsWJqvUn4ISlp4WrX2ldHsPUwyX9YnS+Veip9m7nPyH mwY1jbd71hCB+RaAnUOcip3zrmQyy32wVrw8Fh/+joD9+MToYrpbxz4Jxm7R7S7tPTCL L6OtBP1k2WSJ6ahkOJ9PJ4L9BisYzhbpPrUebE8E2NstqlRxlKyr01CSj5r9eGtvHJwe XbJmfHmmKVsWhTMY57O4bJI0FPot2QdZySlWxr/PztjSQSSm/YBa/YQ/nnjAMuP1Fb7j cRTQ== X-Forwarded-Encrypted: i=1; AJvYcCWYFznSLfdioBBHuYvjg1TQbJE6nfLiY5AmeaAADtl4fMQ7UPug2GjYKBzaLXFejckYNqtc1N/QtCEEIoc=@vger.kernel.org X-Gm-Message-State: AOJu0YwRIRedbfZdpe3tEK6neqT1U5yOWcLI7PlsZ3ijJHVKad6K6/W4 fUdClgpxOpP/pDlx/9RWJH+HGRakAvwb3DNqcGI1m1jI9iRJG3vzPy2DLDnzy4k= X-Gm-Gg: ASbGnctnLuWZPnVa6Z4G61KybwZv7JODyJtEf8niSRM9eQ1lzL+gi8QrnBS/iJi8feQ kpUWf6uMP//ssio/VhfCpn0ZeXdhxwyCT6MwcfwZvvfUnmnGT+dOx+AbwOX0EfurhCNU1zgpXdu tKcrKvBjmhux8RUBvM/AHkLtjXe6zYIJGfnA22NpswhYCAD+ItBR+LjbyIUccdmhynI2WqmAYhn MIO1GbGyclb45cxijR7YE0sd5yRcg5/RAhqpfh2tCIyet9UOfwYihtv+b+jIKvpDMNKhe+zFCwa 17UUgaP2sX1pecaN5SBmGDbmY0ePIcN7neLDR6paaDOjay8bzOT/rqc= X-Google-Smtp-Source: AGHT+IFie+5iQdZTFiEqXLdGG/9Obz2+zMwWEcSfzmmzsP0hfhvXebqGm8T5GChopGRfGqsSOpyx0g== X-Received: by 2002:a05:6512:1253:b0:549:7330:6a5a with SMTP id 2adb3069b0e04-54c232e23d2mr2694580e87.23.1743953567253; Sun, 06 Apr 2025 08:32:47 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54c1e671fa8sm989747e87.218.2025.04.06.08.32.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 06 Apr 2025 08:32:46 -0700 (PDT) From: Linus Walleij Date: Sun, 06 Apr 2025 17:32:42 +0200 Subject: [PATCH v2 02/12] dt-bindings: rng: r200: Add interrupt property Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250406-bcmbca-peripherals-arm-v2-2-22130836c2ed@linaro.org> References: <20250406-bcmbca-peripherals-arm-v2-0-22130836c2ed@linaro.org> In-Reply-To: <20250406-bcmbca-peripherals-arm-v2-0-22130836c2ed@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij , Krzysztof Kozlowski X-Mailer: b4 0.14.2 This IP block has an interrupt. Add it and add it to the example as well. Acked-by: Krzysztof Kozlowski Signed-off-by: Linus Walleij --- Documentation/devicetree/bindings/rng/brcm,iproc-rng200.yaml | 6 ++++++ 1 file changed, 6 insertions(+) diff --git a/Documentation/devicetree/bindings/rng/brcm,iproc-rng200.yaml b/Documentation/devicetree/bindings/rng/brcm,iproc-rng200.yaml index 827983008ecf707019f45847cd86d5686e3b2469..817cbdaa2b2d75705eda212521186c40a9975ea0 100644 --- a/Documentation/devicetree/bindings/rng/brcm,iproc-rng200.yaml +++ b/Documentation/devicetree/bindings/rng/brcm,iproc-rng200.yaml @@ -20,11 +20,17 @@ properties: reg: maxItems: 1 + interrupts: + maxItems: 1 + additionalProperties: false examples: - | + #include + rng@18032000 { compatible = "brcm,iproc-rng200"; reg = <0x18032000 0x28>; + interrupts = ; }; From patchwork Sun Apr 6 15:32:44 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 878649 Received: from mail-lf1-f54.google.com (mail-lf1-f54.google.com [209.85.167.54]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0A66A220686 for ; Sun, 6 Apr 2025 15:32:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.54 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743953572; cv=none; b=cpk+E1EwjP7iuNuykXgxKoYNxHrEJVR/+6Bo2muTU37tABmD2Cv0tPIRWTdktIBTpeK2s7qRPmFV+oC8ZIgeA1JjEf29DkJROu4SGykcytSVFy2ug/73EueNXFH78cb+6kpDNCZ5G34lyRbvgf0tGUkGuSIJF6GLK+HxuUNs9Io= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743953572; c=relaxed/simple; bh=gM3ZQtP5fl+y/vusB5lo6et9+sqNU8P2xYf11kTHSMc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=aV1GrzPKW6yF3YgSgBDQMrieyJcE4BgjBwri2R+sR0wV5bqzzOjFR/osPgi3+d8RrIhvmAuQaGAsFkZuosyxZlWJUgru63MX5DpzpIPIGFgqO5BaXE/XCHxcQx+sI+sy9nKa3vZNou8E9fvxVVc7l3ni+Yh01+izIAU6LyCOUag= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=HgJtv1k/; arc=none smtp.client-ip=209.85.167.54 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="HgJtv1k/" Received: by mail-lf1-f54.google.com with SMTP id 2adb3069b0e04-548409cd2a8so4152168e87.3 for ; Sun, 06 Apr 2025 08:32:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743953569; x=1744558369; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=iEf4cNwCAvTux6g5ErQoMK0ZXsg4RGhL1cTSbSRkU48=; b=HgJtv1k/KMWNmmUKvDvtIiOuiVra6C5702Ek/pROux8HeDs5zI8GXa5+eWsu0jZSlP 045suQBgp8LkA0RjiZyZ7vRWoVuMtZcO8Gb2gz1VbOPIQ8vu5uOeP5V3AiV20kREv556 xA7YX1vNbho5h62CJtSYGaAYgFdU7rr/vrP1qhL2mJtl+P63RNU4otF2GlxnvzREw2/q wFdNQ7LETXjb4GSNpsrLGVZKGCSuuQ44FO3zHbJrO1WH/VS7ZBKgM1kYu0jWriQgJSrP gvnUW4dRRuHQapFIvURteqk0luFbj5Tgu9QQXZDDrCMH9mmcoWh5nYc3FIfHBSWMFCHo osrQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743953569; x=1744558369; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=iEf4cNwCAvTux6g5ErQoMK0ZXsg4RGhL1cTSbSRkU48=; b=qePkgeaFJKNjni00+1bLvWbGwttLeV9umreBHkRANyC6dzsAm1ZC8kcHGlKuj72FCk jVEgLMwzRhojOF4GD+cPMs2Zo91cZsBmfxD3sFhRygcnAYimrt9UGwEZ432pm8+NcpVS 352UUxVDuCChx55Iw35hDrgiDWd8veqnennM1QlCciw5NOFH9w7uJFYUlYfVM/sWrNxW U5TGca+COKGBrptfD5eAB3zn7QJSJWAInA6pZuO0oczE4uVp3X2XZR2aTMbg3nS1saoU qTDzqN/UONJzN8PmO0WOeFyYfC+0uCx4oQCKAjOVVht39Mol6A3B7dFP3/vKlD56613u qQxA== X-Forwarded-Encrypted: i=1; AJvYcCV/ILvHlKfbO1KLW2MaXATymamBko09Uot8oEgKe+VnLS1Djpxja7Ty0EQK9w5hqi+lRdXXUGmQB6/UVbo=@vger.kernel.org X-Gm-Message-State: AOJu0Yyf5pKzT9C31Da/YJvO+c5u0hcQITaR0F20SHKy5mlmu3qGKL60 FLvqpXlDhXtB+R5ev4V54f28fY3CtTsQWNO+q9kdcD3q2Qpfzw6DotkhQp8UEws= X-Gm-Gg: ASbGncuOQ92qqxSlzHRBaczFT5qBjheGXr+7rknexigPbVHQJeKuho8QHum5kBlnsrh mCK6UVpGVp2bXLaQouBi3ea/yLWHLo/CZO3kRWPUEDfsXrzLFXM4HQPsLoL44fnOGlJBlBV/cGU N+krItnO9WY3QhOqKMzYqiyaDmCt4cboRwtlC4sws68yYlWJ3zjfsDhc/TgdEtpGFsDfxpz1mtn LT6dQFSKdntuEgF6Vb5nCA8hcyYT2RiBCQou7J3xGrdtF0taP3sV/OfiZCmOQHNhMCQp6HIeO0R k4qbfcwF1QNJCDcK7ZmQlfGQ9fUcYASH7294IGyMlIBGwW8E96tovUQ= X-Google-Smtp-Source: AGHT+IHX6ymB+h9Lowm2Yf7MRd1SjNLaX90zJo45WhqpbwKnM4ta7ShvImIRlKAv4ludhs63y9R8sQ== X-Received: by 2002:a05:6512:3b08:b0:549:69da:cb96 with SMTP id 2adb3069b0e04-54c227ff9d7mr2905626e87.52.1743953569117; Sun, 06 Apr 2025 08:32:49 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54c1e671fa8sm989747e87.218.2025.04.06.08.32.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 06 Apr 2025 08:32:48 -0700 (PDT) From: Linus Walleij Date: Sun, 06 Apr 2025 17:32:44 +0200 Subject: [PATCH v2 04/12] ARM: dts: bcm6855: Add BCMBCA peripherals Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250406-bcmbca-peripherals-arm-v2-4-22130836c2ed@linaro.org> References: <20250406-bcmbca-peripherals-arm-v2-0-22130836c2ed@linaro.org> In-Reply-To: <20250406-bcmbca-peripherals-arm-v2-0-22130836c2ed@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 All the BCMBCA SoCs share a set of peripherals at 0xff800000, albeit at slightly varying memory locations on the bus and with varying IRQ assignments. Add the first and second watchdog, GPIO, RNG, LED, DMA and second PL011 UART blocks for the BCM6855 based on the vendor files 6855_map_part.h and 6855_intr.h from the "bcmopen-consumer" code drop. This SoC has up to 256 possible GPIOs due to having 8 registers with 32 GPIOs in each available. Signed-off-by: Linus Walleij --- arch/arm/boot/dts/broadcom/bcm6855.dtsi | 127 ++++++++++++++++++++++++++++++++ 1 file changed, 127 insertions(+) diff --git a/arch/arm/boot/dts/broadcom/bcm6855.dtsi b/arch/arm/boot/dts/broadcom/bcm6855.dtsi index 52915ec6f339335d87b4e50e1c03625fffb9a45d..a88c3f0fbcb037ee5c6b31933415f90cb51ded2a 100644 --- a/arch/arm/boot/dts/broadcom/bcm6855.dtsi +++ b/arch/arm/boot/dts/broadcom/bcm6855.dtsi @@ -116,6 +116,103 @@ bus@ff800000 { #size-cells = <1>; ranges = <0 0xff800000 0x800000>; + watchdog@480 { + compatible = "brcm,bcm6345-wdt"; + reg = <0x480 0x10>; + }; + + watchdog@4c0 { + compatible = "brcm,bcm6345-wdt"; + reg = <0x4c0 0x10>; + status = "disabled"; + }; + + /* GPIOs 0 .. 31 */ + gpio0: gpio@500 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x500 0x04>, <0x520 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 32 .. 63 */ + gpio1: gpio@504 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x504 0x04>, <0x524 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 64 .. 95 */ + gpio2: gpio@508 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x508 0x04>, <0x528 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 96 .. 127 */ + gpio3: gpio@50c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x50c 0x04>, <0x52c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 128 .. 159 */ + gpio4: gpio@510 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x510 0x04>, <0x530 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 160 .. 191 */ + gpio5: gpio@514 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x514 0x04>, <0x534 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 192 .. 223 */ + gpio6: gpio@518 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x518 0x04>, <0x538 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 224 .. 255 */ + gpio7: gpio@51c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x51c 0x04>, <0x53c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + rng@b80 { + compatible = "brcm,iproc-rng200"; + reg = <0xb80 0x28>; + interrupts = ; + }; + hsspi: spi@1000 { #address-cells = <1>; #size-cells = <0>; @@ -143,6 +240,27 @@ nandcs: nand@0 { }; }; + leds: led-controller@3000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "brcm,bcm63138-leds"; + reg = <0x3000 0xdc>; + status = "disabled"; + }; + + pl081_dma: dma-controller@11000 { + compatible = "arm,pl081", "arm,primecell"; + // The magic B105F00D info is missing + arm,primecell-periphid = <0x00041081>; + reg = <0x11000 0x1000>; + interrupts = ; + memcpy-burst-size = <256>; + memcpy-bus-width = <32>; + clocks = <&periph_clk>; + clock-names = "apb_pclk"; + #dma-cells = <2>; + }; + uart0: serial@12000 { compatible = "arm,pl011", "arm,primecell"; reg = <0x12000 0x1000>; @@ -151,5 +269,14 @@ uart0: serial@12000 { clock-names = "uartclk", "apb_pclk"; status = "disabled"; }; + + uart1: serial@13000 { + compatible = "arm,pl011", "arm,primecell"; + reg = <0x13000 0x1000>; + interrupts = ; + clocks = <&uart_clk>, <&uart_clk>; + clock-names = "uartclk", "apb_pclk"; + status = "disabled"; + }; }; }; From patchwork Sun Apr 6 15:32:46 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 878648 Received: from mail-lf1-f42.google.com (mail-lf1-f42.google.com [209.85.167.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 050602206B5 for ; Sun, 6 Apr 2025 15:32:52 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743953575; cv=none; b=d0rPHM5zbnmSw06l718FRQe9NEbFZerCN9havhtx4L+yUqbqrQDMyl9G2PsIY+7kXZ8dHT6zwKmpqmIcMl8sQnO9UuIf4yJRhGPehPc/J7cmTCg92Kw9024LAinLYQ5klsjg78f/FC/o2FDrfiLCCBqu+GN4wm+qD44DUVvjd88= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743953575; c=relaxed/simple; bh=cNlEHEe7SNQ2mZb5uq9bxJXCPH+Oeu8PuGaXaOeCVcs=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=J2bi53+Ns2U9aUwtTwKsF6A6CLz+l6VJvvk57y7qy0y2TnWxB4Nn+7plLMzfb2et1Kk7Icdeu5gVtlTaChx8cUiF1UoOsaOJ57px/k+b7/s94Ektj1720qH5VZjdlLf7ZvVRSWUiWGHG0vPavEWAH5V4OFVUzLD2QY05hOo1lMk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=l5gFES/R; arc=none smtp.client-ip=209.85.167.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="l5gFES/R" Received: by mail-lf1-f42.google.com with SMTP id 2adb3069b0e04-549963b5551so4345702e87.2 for ; Sun, 06 Apr 2025 08:32:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743953571; x=1744558371; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=vxbJCPygNmGFFkjmqhp+ED4ZC28M+PGEOpe3YaoTOvE=; b=l5gFES/RNcKPErIUwQk3gVOziNxtUtBgcQtpo42yLkcOoc/c8z5PV/FGl5224uWnI/ LWzBKoxi70svfit8hGc54c2y5Yp74Cvi5/aggpQGb/5FELkQIvrtAAeCCVdesE6CjWHI 8X1a4o/njrAgYG3qaezLPXuyllRc+6nbxHa2f21jxb40NcU6h38a+fb8e/LddxP5fp9v yk9A2mUN1Vx9P3jbC5n70+l5fbApcv+c6byP9hJnHeh+ZH1l+liYCI9f0IgbG+qUDIZv ITlOzrAmEJasEyscJ0U2fm5R23q8TxPtbcY4NHA61cyzJe7zbX+2haCaxbhsFLaszDNC b5Pw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743953571; x=1744558371; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vxbJCPygNmGFFkjmqhp+ED4ZC28M+PGEOpe3YaoTOvE=; b=AHtyH6L5wORs1Oc2tUa/PMypjnj+f3QKHNxtfkzD5RBehsHHfya7WLTS83ernLmAvP O4O7PYhBec41B7+SR7lQfY9SiDdIf1SLJCYc0agqUMD6F7W224P7ov1xJGZjPttIKKLG kMg+4Ph028U0Kvs8nSwjygzghJ9uBpEztwwm3eWVqdAHbetcpYxivMTLPybahr03/RRP NVZfv3hUlyeYAXPgFe2EMacTjzNPnXumCzk9OydhwWLFfZqRX1QYfq8KpNUmxLcyITCq Kd7mfYtlHiFq+MeVyECj6IJIBFCfhy0BXPJxLNRObJIn4IU5NUS5vVeAQouURyAqsY3Z 4u7g== X-Forwarded-Encrypted: i=1; AJvYcCUp6K30NdXwP1ykyGheFQIXvGY2WR0v4vPuKDNA1J5+mN2jwpd/t9Ppw9iOycfNb0DGuoQqOA+XW4vjxYE=@vger.kernel.org X-Gm-Message-State: AOJu0YwOQ8kNuojDLwxlwLVvvRbkNO24Xz/FLWxl4wSMBFoT8Kif3wPw BiO05wRunLwJo3g4asSweNh5Vw+6Be6Qf3t0JqdP+KZHFEstXV84S6wD1ebTHYQ= X-Gm-Gg: ASbGncttdu06M9pJfQXV6tuK1eLcSa/wxcG3gUjnwKrcdCoLBmo/tRMHe6Ob61EaRrz MvgP7IS5elNpkMMZ4ybI7Hb6jr2ArQGEW+YA4pkTRI++zEigqFdbWEFNc01+nY5GvWnyivusWjG mNoPTRqa38X9OF/fDjtKWOZa6rJjO8Qt5TWcasqU8t1TIKvgrs+K4MTa/XtmQu2gE9ML/bKgjX+ J8f6cSJPLbSy3xmB7TWd7fZeDEkhoBPUFaNNpCraKDSqg9RLUzghLX0UGmpP4uUi6p/EC2ERZO2 X5oPyZO++MQJpXsOUVvdCAoh5ZK4cEgOInqIB7A7bJo0XHahrqnEzTU= X-Google-Smtp-Source: AGHT+IEfCCQeHtRVjiJNIOivtCk3Y3QjbXzuwpQereunWv8BhDimdvHma0Q0YTkRhqnfOtWAW6FKMw== X-Received: by 2002:a05:6512:33d0:b0:545:60b:f382 with SMTP id 2adb3069b0e04-54c297d0977mr1426329e87.17.1743953571059; Sun, 06 Apr 2025 08:32:51 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54c1e671fa8sm989747e87.218.2025.04.06.08.32.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 06 Apr 2025 08:32:50 -0700 (PDT) From: Linus Walleij Date: Sun, 06 Apr 2025 17:32:46 +0200 Subject: [PATCH v2 06/12] ARM: dts: bcm63138: Add BCMBCA peripherals Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250406-bcmbca-peripherals-arm-v2-6-22130836c2ed@linaro.org> References: <20250406-bcmbca-peripherals-arm-v2-0-22130836c2ed@linaro.org> In-Reply-To: <20250406-bcmbca-peripherals-arm-v2-0-22130836c2ed@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 All the BCMBCA SoCs share a set of peripherals at 0xff800000, albeit at slightly varying memory locations on the bus and with varying IRQ assignments. Extend the peripheral interrupt window to 0x10000 as it need to fit the DMA block. Add the GPIO, RNG and LED and DMA blocks for the BCM63138 based on the vendor files 63138_map_part.h and 63138_intr.h from the "bcmopen-consumer" code drop. This SoC has up to 160 possible GPIOs due to having 5 registers with 32 GPIOs in each available. Signed-off-by: Linus Walleij --- arch/arm/boot/dts/broadcom/bcm63138.dtsi | 79 +++++++++++++++++++++++++++++++- 1 file changed, 78 insertions(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/broadcom/bcm63138.dtsi b/arch/arm/boot/dts/broadcom/bcm63138.dtsi index e74ba6bf370da63d3c115e38b4f20c71baff2116..a3bce85e5f99f9791eaeb366f37afe30add573c0 100644 --- a/arch/arm/boot/dts/broadcom/bcm63138.dtsi +++ b/arch/arm/boot/dts/broadcom/bcm63138.dtsi @@ -184,13 +184,69 @@ ubus@fffe8000 { compatible = "simple-bus"; #address-cells = <1>; #size-cells = <1>; - ranges = <0 0xfffe8000 0x8100>; + ranges = <0 0xfffe8000 0x10000>; timer: timer@80 { compatible = "brcm,bcm6328-timer", "syscon"; reg = <0x80 0x3c>; }; + /* GPIOs 0 .. 31 */ + gpio0: gpio@100 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x100 0x04>, <0x114 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 32 .. 63 */ + gpio1: gpio@104 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x104 0x04>, <0x118 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 64 .. 95 */ + gpio2: gpio@108 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x108 0x04>, <0x11c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 96 .. 127 */ + gpio3: gpio@10c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x10c 0x04>, <0x120 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 128 .. 159 */ + gpio4: gpio@110 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x110 0x04>, <0x124 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + rng@300 { + compatible = "brcm,iproc-rng200"; + reg = <0x300 0x28>; + interrupts = ; + }; + serial0: serial@600 { compatible = "brcm,bcm6345-uart"; reg = <0x600 0x1b>; @@ -209,6 +265,14 @@ serial1: serial@620 { status = "disabled"; }; + leds: led-controller@700 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "brcm,bcm63138-leds"; + reg = <0x700 0xdc>; + status = "disabled"; + }; + hsspi: spi@1000 { #address-cells = <1>; #size-cells = <0>; @@ -248,6 +312,19 @@ bootlut: bootlut@8000 { reg = <0x8000 0x50>; }; + pl081_dma: dma-controller@d000 { + compatible = "arm,pl081", "arm,primecell"; + // The magic B105F00D info is missing + arm,primecell-periphid = <0x00041081>; + reg = <0xd000 0x1000>; + interrupts = ; + memcpy-burst-size = <256>; + memcpy-bus-width = <32>; + clocks = <&periph_clk>; + clock-names = "apb_pclk"; + #dma-cells = <2>; + }; + reboot { compatible = "syscon-reboot"; regmap = <&timer>; From patchwork Sun Apr 6 15:32:48 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 878647 Received: from mail-lf1-f42.google.com (mail-lf1-f42.google.com [209.85.167.42]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2C11921D594 for ; Sun, 6 Apr 2025 15:32:55 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.42 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743953578; cv=none; b=jRjXRb8nKxv2nShMHwUx7XGx4is6EhoqLQJJfD14mauSiJVXAfSQ4kswAy+MTxLm86UDy2C/J5JDEyo23aBpPaSIj0F5flyhprMc0bukdKZ21TyRenwOEsSXiTvC3I2ue8QEnD4eJz1TGTJfzYkCPHsZ/v3+9/fyXMR3CRpOaOE= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743953578; c=relaxed/simple; bh=pbHfDCTjaHzfxW+OAsE5Dq8CDB3EGZWsdyuuoaQDvZY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=jzn3akp/1aZUQXIKE+M7FwiPw10vI+CMaT+q1KB499wb6qyJNhBF5O4hcSqfzjXpR2s1GgZgqzoxnn1S5tRN1O9n2aKArcYUPqoT/IQ8dt+w/XjJDorOEyIUOkVX22DlsoM+OFZLzuOXeFgeOI2naqYJFjDpFfVKv73NFG7Dats= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=gcUwH2VE; arc=none smtp.client-ip=209.85.167.42 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="gcUwH2VE" Received: by mail-lf1-f42.google.com with SMTP id 2adb3069b0e04-54acc0cd458so4396895e87.0 for ; Sun, 06 Apr 2025 08:32:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743953574; x=1744558374; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=9ajeMdU2bzp3CfLA2J3Ap/K02MBno4FVMRdHz6CQ8IU=; b=gcUwH2VEImDdMo+lB+m2TfuuXh+lic/EnSeo+8r5cDTTkcx5pqQwZfu8GyTwMcKosP d9Fxz2/umQst0cn9LTW46VsFIgvOTqbyFbpQ/lpUO5O8hCR+Y13lah7Utwff7fWOhvIQ 0+MH4zdq+LbsZw4fHyBgXZcVFo+Q18TK+5rd7wW9iGZO7kvF5SkyWiApfsRLqTR7s+eW GdXnwFYwa9ELsYQBEVovMfeqQ+PEPrYeXhgz4seM6rTtoZivu5NSzfAy3iegd8HXgci1 tavKYoBGuTVZHn45aJzFZQR6hUSbLU5hawjOL511HlvdoPJoWnOFQGqGncvgJ6Z3mQwn 5SuA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743953574; x=1744558374; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9ajeMdU2bzp3CfLA2J3Ap/K02MBno4FVMRdHz6CQ8IU=; b=bbffyyqIb3KQrue510bhf5UxumGtVpijFMSDnMVgiYKhwfwe9xd8hWQRPt+PH5ySlQ nD7xNMFxDM1Lyzc9xjc+FnKDPZCf28eyUinXsz4rSS9CEV1oaMxjxTJLgkqfwp06d8nx bcuV+7Lmky7t7gU6NY9jZm4EMIF0mD8fBTCICpZ6VJJVrz8X6B09gQixhVPwcpVsKDMS 6H33cJRvD/OKazPTxndFYTrL6ibJkhOTvzOO1Z/17c+CmvjLa7R62ANxHyOyAriEADfP SlZSKVVhT6jxexj9wolRlQOpOZHMt40Mj46LXeoy0vd//kxtt94R6yJZDy9c8oa75Pxg RdDg== X-Forwarded-Encrypted: i=1; AJvYcCXjiAEW6M4MrBFFYwGTIOAfCYPGVDvSqg2MRP+V2RRGqvfLkh9dlwYl966AlKKbQVVRMWfVlhVTDFRA4/8=@vger.kernel.org X-Gm-Message-State: AOJu0YzdNmkMJ1Bu8jSkkeu1Gd49z16GjyH9yt9nEnikAT67fufujCsA AYh1Dkpn2OmVob5T1GImJmXFIZx45MYlmvPDG7SGss+Atl4CxVFqlPkwnl6I9hMOp36au44N3p5 DKeE= X-Gm-Gg: ASbGncsT/yHd6kmAM1fn4TMc5KdunhcbD7jj+z0NDEyw6NwTUbn5GZXiKseg0RxbFFz QGDxRqEfrRvUtQekVqR0a21YUqDHYR5vUukbEY2xuxhlPYvxjU/9lcJD8g83jxDubIKYVt2rRPR Gh2i2lSJEQWCIzdzQzZPq4aJ/sYFTKk2ZTRi3E90DiujEA6TFfLbgX0pBhgAs//8ZZeYj+nP8m2 blQf5z+oJPdfolp15WpPve8jQBbZRQI7T30wZ2s8Q6fB9XxVFdCMFb+6USZvkhWCGFjqA2/OB2m KJX2YCQdOdaHBoMj78UMdvkZ1wFf180fT95+CqBU9JitSXGA1I9kiLg= X-Google-Smtp-Source: AGHT+IFj9LWnQwqEwwAM4v/TD9+jrEVV6TFXglDNz6bQzR+BzsB+tyvLPIttTR1FGzpY9DtHm6lc6g== X-Received: by 2002:a05:6512:3da4:b0:549:9163:9f5c with SMTP id 2adb3069b0e04-54c297b7208mr1252974e87.1.1743953573998; Sun, 06 Apr 2025 08:32:53 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54c1e671fa8sm989747e87.218.2025.04.06.08.32.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 06 Apr 2025 08:32:53 -0700 (PDT) From: Linus Walleij Date: Sun, 06 Apr 2025 17:32:48 +0200 Subject: [PATCH v2 08/12] ARM: dts: bcm63178: Add BCMBCA peripherals Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250406-bcmbca-peripherals-arm-v2-8-22130836c2ed@linaro.org> References: <20250406-bcmbca-peripherals-arm-v2-0-22130836c2ed@linaro.org> In-Reply-To: <20250406-bcmbca-peripherals-arm-v2-0-22130836c2ed@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 All the BCMBCA SoCs share a set of peripherals at 0xff800000, albeit at slightly varying memory locations on the bus and with varying IRQ assignments. Add the watchdog, GPIO, RNG, LED and DMA blocks for the BCM63178 based on the vendor files 63178_map_part.h and 63178_intr.h from the "bcmopen-consumer" code drop. This SoC has up to 256 possible GPIOs due to having 8 registers with 32 GPIOs in each available. Signed-off-by: Linus Walleij --- arch/arm/boot/dts/broadcom/bcm63178.dtsi | 112 +++++++++++++++++++++++++++++++ 1 file changed, 112 insertions(+) diff --git a/arch/arm/boot/dts/broadcom/bcm63178.dtsi b/arch/arm/boot/dts/broadcom/bcm63178.dtsi index 6d8d33498983acfc0c65ee155f64ddedc4a6b376..430750b3030f2534d6bf0468d895ca565007a53f 100644 --- a/arch/arm/boot/dts/broadcom/bcm63178.dtsi +++ b/arch/arm/boot/dts/broadcom/bcm63178.dtsi @@ -117,6 +117,97 @@ bus@ff800000 { #size-cells = <1>; ranges = <0 0xff800000 0x800000>; + watchdog@480 { + compatible = "brcm,bcm6345-wdt"; + reg = <0x480 0x10>; + }; + + /* GPIOs 0 .. 31 */ + gpio0: gpio@500 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x500 0x04>, <0x520 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 32 .. 63 */ + gpio1: gpio@504 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x504 0x04>, <0x524 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 64 .. 95 */ + gpio2: gpio@508 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x508 0x04>, <0x528 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 96 .. 127 */ + gpio3: gpio@50c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x50c 0x04>, <0x52c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 128 .. 159 */ + gpio4: gpio@510 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x510 0x04>, <0x530 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 160 .. 191 */ + gpio5: gpio@514 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x514 0x04>, <0x534 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 192 .. 223 */ + gpio6: gpio@518 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x518 0x04>, <0x538 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 224 .. 255 */ + gpio7: gpio@51c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x51c 0x04>, <0x53c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + rng@b80 { + compatible = "brcm,iproc-rng200"; + reg = <0xb80 0x28>; + interrupts = ; + }; + hsspi: spi@1000 { #address-cells = <1>; #size-cells = <0>; @@ -143,6 +234,27 @@ nandcs: nand@0 { }; }; + leds: led-controller@3000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "brcm,bcm63138-leds"; + reg = <0x3000 0xdc>; + status = "disabled"; + }; + + pl081_dma: dma-controller@11000 { + compatible = "arm,pl081", "arm,primecell"; + // The magic B105F00D info is missing + arm,primecell-periphid = <0x00041081>; + reg = <0x11000 0x1000>; + interrupts = ; + memcpy-burst-size = <256>; + memcpy-bus-width = <32>; + clocks = <&periph_clk>; + clock-names = "apb_pclk"; + #dma-cells = <2>; + }; + uart0: serial@12000 { compatible = "arm,pl011", "arm,primecell"; reg = <0x12000 0x1000>; From patchwork Sun Apr 6 15:32:50 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 878646 Received: from mail-lf1-f48.google.com (mail-lf1-f48.google.com [209.85.167.48]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8180C221561 for ; Sun, 6 Apr 2025 15:32:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.167.48 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743953580; cv=none; b=OjwfPMVibk5EYwxJN7x0R9uv9ZD9jZowQhJVJAyg5472KVTxIgmdWxMuOppFikPplzznDbal1HrO2mpybhvSEfu66t4ifPVqCdoSkAsEzKgZXefGr6+Wj4O0s0touvCYgcjctnMKPGdn+48jMbrwBJu8rjrgNgqPPSYdo4Vf7Rk= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743953580; c=relaxed/simple; bh=F0a08LwbAnGDokg0vBvBMahzn/p1vaaNz6vfPvgBKG4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=iYE7laoFY5dRMq+N1mSnR6ktiN0CMYdsmf8eLTSTBvm2xa7ABgHoqzo9xvLB4hBIjgGSPJ2ACEnKq1r8vFfLZg6Ygd5bX84LaFAcGVv3WHVprtaXtKVOedRrf//rmgVNZD9kAvgEZlddadekVU3xRHnXuBnC0ninVX4pwuP7WHc= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=u0g8nfRf; arc=none smtp.client-ip=209.85.167.48 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="u0g8nfRf" Received: by mail-lf1-f48.google.com with SMTP id 2adb3069b0e04-54addb5a139so3988447e87.0 for ; Sun, 06 Apr 2025 08:32:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743953576; x=1744558376; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=qMV0L0+THdEhKdsNmNESmpAlHXgmh851fInPOyFXPJY=; b=u0g8nfRfXhfzI2eAPnbmHpCyr+IZGfCCY4wwuF4REqZ+yeyct+wPKrJ7v3JfAWPQFx oURbSF5gdDfuiTMTRgh3xU3HjxhRERKi8gjbErBgTZHabO2w9WLTRf7JdY2MPAMfVWom sOxqkphqWBmC+Lweg5XVqfiuB/HuEvDCKUtMFH1uHkX0l0jqNbGDxv5LA/WEUuOngNuU tJ4RXFGD7uGcPyDYrdxurKcA0Zq723BnWXP+dHT7ustGijhC+WCNq+xjj/SExsCOSO0S 7PMMVa4a5GCn3Xypv1rklebqkfb9E4+crX5RBXmT9AvgUxG9iuqdWzXxFjF4NcyvTRXT ED5g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743953576; x=1744558376; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qMV0L0+THdEhKdsNmNESmpAlHXgmh851fInPOyFXPJY=; b=a1uFgDg+u8hoHKR11QQPtwKe5FxpLmCBMAE3PUgXaZSInj6fBHOhmtAuQce+dF7RpD uBlNaqJpAxNaCTgk5s9CyIOV253mZXCQosg/XQByEM+cqgWp4cRXTvtwDJHIjGCQmk0g jy8KJjZVMr6t3AD01062zdg81+xIr0XVgSfaCjuEf8eEZYrI0vBg+hslmP02DSsbjTR3 61lm1jxZFC8itAXqPlgYnw1A1Qp36LG+aQIN0eAeQ1GWTLa01nCKcEVDRx/jRDeuRoE0 W5aJ18NUcsSeSuHDrF0raYDJrOjvgWbMxbZm8Pi9yILfWYTGWgEv8A91hDmkU3C2NeVO p5FA== X-Forwarded-Encrypted: i=1; AJvYcCX/+68W4jrpR930cpqWpMZVxBUKs1i0bPh2e7Fvbm2zctEsxv3u3MU3H0b5fMF+H8h6I00dG4w3vQSjwpk=@vger.kernel.org X-Gm-Message-State: AOJu0YzBsCqWcomBkWDYwoAHkMCqEld8SERPm2hBHNkQ3A4Hp31q50Ln x/fRri67v4zGdSH/cfI4i2hZBS3QobQRpKOeUMrTWq4yStZbKqSlJuZOAQS4ocQ= X-Gm-Gg: ASbGncuVxwyiMn0/TAmCW9FlO+kXVJ7DFAiJ2XhcaakLqqUmgw58rn/U1MXNbQDgeZI BSfKs1xjsF9yGpMEXYckk68H6pjsz5T/499Xy7u3Z/GggaYjSgyJWJEBKMijxy3tYCvwGdyiQBx ByfyC57eKIyTHwOMifjZ8DVYLO9dE+afEqWLRHiYyeg7KZVtcOqnZQjiBpXrxX5ynKM85Ripcnf hW/jXCYvVXfon+wS2WFV/sBBBjfplmxArrr22GRPx6H56s9bMM2RkDcqiP7a+Jdha1h4K7P6mTR sZ95Qq6N06MXe7TDh9m2fRU2OvQjXbTwNdTzs2RCvjIJVKzM0+7+0Ho= X-Google-Smtp-Source: AGHT+IGmejp9qDxskZuF/W/MttOETDK6SM29Z8uze5MFHErOJIJUow3naYSenZ2O5S1vADK8+zXGAA== X-Received: by 2002:a05:6512:3e1f:b0:549:39b1:65d6 with SMTP id 2adb3069b0e04-54c227fef71mr2527448e87.47.1743953576525; Sun, 06 Apr 2025 08:32:56 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54c1e671fa8sm989747e87.218.2025.04.06.08.32.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 06 Apr 2025 08:32:56 -0700 (PDT) From: Linus Walleij Date: Sun, 06 Apr 2025 17:32:50 +0200 Subject: [PATCH v2 10/12] ARM64: dts: bcm6856: Add BCMBCA peripherals Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250406-bcmbca-peripherals-arm-v2-10-22130836c2ed@linaro.org> References: <20250406-bcmbca-peripherals-arm-v2-0-22130836c2ed@linaro.org> In-Reply-To: <20250406-bcmbca-peripherals-arm-v2-0-22130836c2ed@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 All the BCMBCA SoCs share a set of peripherals at 0xff800000, albeit at slightly varying memory locations on the bus and with varying IRQ assignments. ARM64 SoCs have additional peripherals at 0xff858000. On BCM6856 the PERF window was too big so adjust it down to its real size (0x3000) and add another window for PERF1 at 0xff858000. Add the watchdog, GPIO blocks, RNG, LED, second UART and DMA blocks for the BCM6856 based on the vendor files 6856_map_part.h and 6856_intr.h from the "bcmopen-consumer" code drop. This SoC has up to 256 possible GPIOs due to having 8 registers with 32 GPIOs in each available. Signed-off-by: Linus Walleij --- arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi | 138 ++++++++++++++++++++++- 1 file changed, 137 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi b/arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi index 00c62c1e5df00c722884a7adfcb7be08a43c0dc3..d6d0b8e1a65b494be414dd5841b65f8ff489d684 100644 --- a/arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm6856.dtsi @@ -93,11 +93,103 @@ gic: interrupt-controller@1000 { }; }; + /* PERF Peripherals */ bus@ff800000 { compatible = "simple-bus"; #address-cells = <1>; #size-cells = <1>; - ranges = <0x0 0x0 0xff800000 0x800000>; + ranges = <0x0 0x0 0xff800000 0x3000>; + + watchdog@480 { + compatible = "brcm,bcm6345-wdt"; + reg = <0x480 0x10>; + }; + + watchdog@4c0 { + compatible = "brcm,bcm6345-wdt"; + reg = <0x4c0 0x10>; + status = "disabled"; + }; + + /* GPIOs 0 .. 31 */ + gpio0: gpio@500 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x500 0x04>, <0x520 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 32 .. 63 */ + gpio1: gpio@504 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x504 0x04>, <0x524 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 64 .. 95 */ + gpio2: gpio@508 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x508 0x04>, <0x528 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 96 .. 127 */ + gpio3: gpio@50c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x50c 0x04>, <0x52c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 128 .. 159 */ + gpio4: gpio@510 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x510 0x04>, <0x530 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 160 .. 191 */ + gpio5: gpio@514 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x514 0x04>, <0x534 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 192 .. 223 */ + gpio6: gpio@518 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x518 0x04>, <0x538 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 224 .. 255 */ + gpio7: gpio@51c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x51c 0x04>, <0x53c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; uart0: serial@640 { compatible = "brcm,bcm6345-uart"; @@ -108,6 +200,29 @@ uart0: serial@640 { status = "disabled"; }; + uart1: serial@660 { + compatible = "brcm,bcm6345-uart"; + reg = <0x660 0x18>; + interrupts = ; + clocks = <&periph_clk>; + clock-names = "refclk"; + status = "disabled"; + }; + + leds: led-controller@800 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "brcm,bcm63138-leds"; + reg = <0x800 0xdc>; + status = "disabled"; + }; + + rng@b80 { + compatible = "brcm,iproc-rng200"; + reg = <0xb80 0x28>; + interrupts = ; + }; + hsspi: spi@1000 { #address-cells = <1>; #size-cells = <0>; @@ -134,4 +249,25 @@ nandcs: nand@0 { }; }; }; + + /* PERF1 Peripherals */ + bus@ff858000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0xff858000 0x4000>; + + pl081_dma: dma-controller@1000 { + compatible = "arm,pl081", "arm,primecell"; + // The magic B105F00D info is missing + arm,primecell-periphid = <0x00041081>; + reg = <0x1000 0x1000>; + interrupts = ; + memcpy-burst-size = <256>; + memcpy-bus-width = <32>; + clocks = <&periph_clk>; + clock-names = "apb_pclk"; + #dma-cells = <2>; + }; + }; }; From patchwork Sun Apr 6 15:32:52 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 878645 Received: from mail-lj1-f170.google.com (mail-lj1-f170.google.com [209.85.208.170]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id E334F22156F for ; Sun, 6 Apr 2025 15:33:00 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.170 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743953582; cv=none; b=UsRjjyF+lq0REq/u/7SnNnKUxWqfnGqmYWS91CB0fjUrRhdA59Ej/zfLxh8i85q4ocm776wmkU2R3CW//FXCODnl5rd+ZDrLqc2OMEa3+Ov8QyR2M6i5uwlP9+kPZ5dHa0o8s3vDgsSxNBHIdj023arws50rU2qFgPbOGG3IaSw= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1743953582; c=relaxed/simple; bh=aYm9pJ0yw8fxLGuQnA0ss/Do3w9mXBof0NpAKAqi9mY=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=MRIV8jsOWXNVuKW5gxK/gpfQxncrucE5BKqo37wKkJ+7+oH4SrTHVn9RfXUJOQAJnv3vQ/O4OLurRUhESCbMzY8bxngye9t7mpav3o8vVYrwkYPo3H4GB3IgsXhgMQoCb9pu9IuIWECjlcRaIuBlvkezYrMx7916Ouuo8eWUdXE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=FdQJV2zU; arc=none smtp.client-ip=209.85.208.170 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="FdQJV2zU" Received: by mail-lj1-f170.google.com with SMTP id 38308e7fff4ca-30bfc8faef9so34523761fa.1 for ; Sun, 06 Apr 2025 08:33:00 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1743953579; x=1744558379; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=NqWHGfBlgpXur5ymKn164EkhRYyd9ouy+P4Dy70Bi6o=; b=FdQJV2zU6yuLvofjNe6hrSgshuE4/4CndajZFLrzH3joGVjC8M9BhWNxIqGxmyXdOS WS0aLrTZ8JkSgbUNtKn1VbG6/DFaZqgNoXKSgbSsEBuRj+4h3qKu9GUKiZg6+nZdXA/b sYtVvEh+tuqamqonhnyp41wXTNpGBQxg0fWX38WAYXcROJqsc2TKq+oO5X8jKjzBWH9d zfjsYLh65s+Iny05KCBGkcBaWL4Q1WbCw05czRGqBvspMZcJ9UZc25WDmKj0W1Rk2Gy7 HsmuzyWxDj3iTonvwGF1+HucitGK/iwhLKx/GoFZALTcVWoozVNFCLCOi98AXpxstROk Kxmw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1743953579; x=1744558379; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=NqWHGfBlgpXur5ymKn164EkhRYyd9ouy+P4Dy70Bi6o=; b=aJKmGLTdncieGrpGaJmzwbJX2wWWLxEUVKJBhHkayALO3u/N92jKGJcEGzmSy78SIq ImTBAG6qS0196bUh5ii+ONn6o5q+lvNYc5/WprU/ykUVOxQfBot7q7W2U0mxJ0yW9xtJ y3oc18hu2XPkA+Diu59ySGaEX7QTtqNBqsIoXd27gxzxugjJJpmwePqUhXGI5zC8uJlc 0oe7+upgaMclK0WS+vezG4rq1HVkwuVSe1jcTjN49geQgNHwETcceGLcvrsvzAdaJvca LT7dpnvJgwh3TmmwXUIXMKleDVK2sGg3inE/ftl/Bt9cpNWMvYpn23BVBdVnvM0V6cGz VTeQ== X-Forwarded-Encrypted: i=1; AJvYcCXsMKqPgqcf9a8BtG4hCkU8e4XgLvTL7f9IvzyTdO0cDMUoaoi2AA2xbP3dVMjUzLZuwIo/pZsjSdZfI7E=@vger.kernel.org X-Gm-Message-State: AOJu0Yx0BpaO08jqSHtw1mKzhjqYsBUSOF6eo1wkGqyQs8y18atEqJ2I e+nhxAcez459t4AzB48ScVhCDzlx3xwPxKA/q2n0ZX7uxe45N2COnjpB8DQ0aho= X-Gm-Gg: ASbGnctGL+VKkQfaVyHVsf3hjREuhXLf+EcStyFnChY1i9MDEm+6q3wHqj0Uvq/jS9m xcsJdnQAohw2aFCEG4t7b7F7EEVltp9t6vBXzDYgOB7lLXW4SEx+NMkwlthWBXpypuuN0nSKr1e yfuqbxbw6pDhit9zHNhkDPlLBUbr/atwsDgmHikVGN82orNglHwUamcXCSxnNv2cUcO+hJCAJ3C Pm1kChi5KTzQJygt4Tg9wYlwc61blaT/kS7wD0CZ5Eb4dRrc2ONdMKK6wv7AnDd/V12A9NHGFay L3F6ornJLfAU9+RZPmHINdvOiZSSFHIC+VfkMAm8mgF+fSPuovqUwKc= X-Google-Smtp-Source: AGHT+IFo5lWlWrnONMPOJWYo5IqaTUomJD3tTkColMtGFQSw4EBGsjCL9oTTcbzR1eqoW0CXn95OVg== X-Received: by 2002:a05:6512:2387:b0:54b:1055:f4b1 with SMTP id 2adb3069b0e04-54c22692d91mr2732914e87.0.1743953579057; Sun, 06 Apr 2025 08:32:59 -0700 (PDT) Received: from [192.168.1.140] ([85.235.12.238]) by smtp.gmail.com with ESMTPSA id 2adb3069b0e04-54c1e671fa8sm989747e87.218.2025.04.06.08.32.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 06 Apr 2025 08:32:58 -0700 (PDT) From: Linus Walleij Date: Sun, 06 Apr 2025 17:32:52 +0200 Subject: [PATCH v2 12/12] ARM64: dts: bcm63158: Add BCMBCA peripherals Precedence: bulk X-Mailing-List: linux-crypto@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20250406-bcmbca-peripherals-arm-v2-12-22130836c2ed@linaro.org> References: <20250406-bcmbca-peripherals-arm-v2-0-22130836c2ed@linaro.org> In-Reply-To: <20250406-bcmbca-peripherals-arm-v2-0-22130836c2ed@linaro.org> To: Rob Herring , Krzysztof Kozlowski , Conor Dooley , William Zhang , Anand Gore , Kursad Oney , Florian Fainelli , =?utf-8?b?UmFmYcWCIE1p?= =?utf-8?b?xYJlY2tp?= , Broadcom internal kernel review list , Olivia Mackall , Ray Jui , Scott Branden , Florian Fainelli Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-crypto@vger.kernel.org, Linus Walleij X-Mailer: b4 0.14.2 All the BCMBCA SoCs share a set of peripherals at 0xff800000, albeit at slightly varying memory locations on the bus and with varying IRQ assignments. On BCM63158 the PERF window was too big so adjust it down to its real size (0x3000). Add the watchdog, GPIO blocks, RNG, LED, second UART and DMA blocks for the BCM63158 based on the vendor files 63158_map_part.h and 63158_intr.h from the "bcmopen-consumer" code drop. The DTSI file has clearly been authored for the B0 revision of the SoC: there is an earlier A0 version, but this has the UARTs in the legacy PERF memory space, while the B0 has opened a new peripheral window at 0xff812000 for the three UARTs. It also has a designated AHB peripheral area at 0xff810000 where the DMA resides, so we create new windows for these two peripheral group reflecting the internal structure of the B0 SoC. This SoC has up to 256 possible GPIOs due to having 8 registers with 32 GPIOs in each available. Signed-off-by: Linus Walleij --- arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi | 150 +++++++++++++++++++++- 1 file changed, 147 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi b/arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi index 48d618e75866452a64adfdc781ac0ea3c2eff3e8..a47c5d6d034a7ae56803a651636148383acb8cc9 100644 --- a/arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi +++ b/arch/arm64/boot/dts/broadcom/bcmbca/bcm63158.dtsi @@ -1,6 +1,7 @@ // SPDX-License-Identifier: (GPL-2.0+ OR MIT) /* * Copyright 2022 Broadcom Ltd. + * This DTSI is for the B0 and later revision of the SoC */ #include @@ -119,11 +120,107 @@ gic: interrupt-controller@1000 { }; }; + /* PERF Peripherals */ bus@ff800000 { compatible = "simple-bus"; #address-cells = <1>; #size-cells = <1>; - ranges = <0x0 0x0 0xff800000 0x800000>; + ranges = <0x0 0x0 0xff800000 0x3000>; + + /* GPIOs 0 .. 31 */ + gpio0: gpio@500 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x500 0x04>, <0x520 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 32 .. 63 */ + gpio1: gpio@504 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x504 0x04>, <0x524 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 64 .. 95 */ + gpio2: gpio@508 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x508 0x04>, <0x528 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 96 .. 127 */ + gpio3: gpio@50c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x50c 0x04>, <0x52c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 128 .. 159 */ + gpio4: gpio@510 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x510 0x04>, <0x530 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 160 .. 191 */ + gpio5: gpio@514 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x514 0x04>, <0x534 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 192 .. 223 */ + gpio6: gpio@518 { + compatible = "brcm,bcm6345-gpio"; + reg = <0x518 0x04>, <0x538 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + /* GPIOs 224 .. 255 */ + gpio7: gpio@51c { + compatible = "brcm,bcm6345-gpio"; + reg = <0x51c 0x04>, <0x53c 0x04>; + reg-names = "dirout", "dat"; + gpio-controller; + #gpio-cells = <2>; + status = "disabled"; + }; + + + leds: led-controller@800 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "brcm,bcm63138-leds"; + reg = <0x800 0xdc>; + status = "disabled"; + }; + + rng@b80 { + compatible = "brcm,iproc-rng200"; + reg = <0xb80 0x28>; + interrupts = ; + }; hsspi: spi@1000 { #address-cells = <1>; @@ -150,14 +247,61 @@ nandcs: nand@0 { reg = <0>; }; }; + }; + + /* B0 AHB Peripherals */ + bus@ff810000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0xff810000 0x2000>; + + pl081_dma: dma-controller@1000 { + compatible = "arm,pl081", "arm,primecell"; + // The magic B105F00D info is missing + arm,primecell-periphid = <0x00041081>; + reg = <0x1000 0x1000>; + interrupts = ; + memcpy-burst-size = <256>; + memcpy-bus-width = <32>; + clocks = <&periph_clk>; + clock-names = "apb_pclk"; + #dma-cells = <2>; + }; + }; + + /* B0 ARM UART Peripheral block */ + bus@ff812000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x0 0x0 0xff812000 0x3000>; - uart0: serial@12000 { + uart0: serial@0 { compatible = "arm,pl011", "arm,primecell"; - reg = <0x12000 0x1000>; + reg = <0x0 0x1000>; interrupts = ; clocks = <&uart_clk>, <&uart_clk>; clock-names = "uartclk", "apb_pclk"; status = "disabled"; }; + + uart1: serial@1000 { + compatible = "arm,pl011", "arm,primecell"; + reg = <0x1000 0x1000>; + interrupts = ; + clocks = <&uart_clk>, <&uart_clk>; + clock-names = "uartclk", "apb_pclk"; + status = "disabled"; + }; + + uart2: serial@2000 { + compatible = "arm,pl011", "arm,primecell"; + reg = <0x2000 0x1000>; + interrupts = ; + clocks = <&uart_clk>, <&uart_clk>; + clock-names = "uartclk", "apb_pclk"; + status = "disabled"; + }; }; };