From patchwork Fri Dec 27 07:24:42 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Manikanta Mylavarapu X-Patchwork-Id: 853895 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8FCF01DA4E; Fri, 27 Dec 2024 07:25:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735284322; cv=none; b=u5FM6XkZ3YKh0jx5OmeNiuBdtk8eYl673MdOnPcuZhHwag8Aeygeb1WsKvIYk6SjJCf1888Ip+0bJUuH9g0hozqJCJa8bBDf89ONN//Kwij0Grti1tIdK9bXSLDpJbSJIYDlwwfs34RBD1cP6e8gK/uk62AkBFsCFDPJA+g+C6E= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735284322; c=relaxed/simple; bh=tftfKO0i2BdRBhzDdFuKGH3fxQ+aMDfDYJdawdr/+ZQ=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=G4OvqdJA7cGRjdnEKX0Sxzht/HQ8HhrAe+foGUR3HjJjd8a+dJTsv2UNS5/+3JH8O6YasXfhAC12RmUDhpHCGKn7tdATwKccuQFbW+/exdsZMP9nJZmtO4+dPwOR0kUE3Rikkl6dTPoQFEfaCJ5mWLd0GRg2i9FG0ziqEZr5pcg= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=Mloxg8QV; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Mloxg8QV" Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BR6fvua010426; Fri, 27 Dec 2024 07:25:16 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 2nPGXGtt4i5cRb7ee+Qgp6DoWjjCxrKdejS/8m6yfk0=; b=Mloxg8QVrS3DEZWa conJC1979EMysYZFgrMHRRe3376vZTvDhbyiRzjJZvsiU68oG84UizbxJbG0dHss c0fQx1EEHseZMzLj7DGwjYAQFBwJt/FEFEqNxpaRDS+AJgMJAYrKFbgKyBgLE4GA WrPYwOtasg6oFR/ZdCzoRFoP7MLlbl7VCrSOlMJs7wdQJAEuhbr0gDoFJ7Wx0Ltd A21BrneREmvaWLuW+i7r4EsDG/a4OcmPTtlY7DBuScxr8Gs83J8fmssB6i3ZF2lH yRorZ6NE/MbPYmaoHyB/RFmNnr9WGuWE7yvktmCSI5N/KJOOmXJq90F8bfJAne+Z Wp33IQ== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43sq6q05x7-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 27 Dec 2024 07:25:16 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BR7PFpe027919 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 27 Dec 2024 07:25:15 GMT Received: from hu-mmanikan-blr.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 26 Dec 2024 23:25:10 -0800 From: Manikanta Mylavarapu To: , , , , , , , , , , , , CC: , Subject: [PATCH v3 2/6] dt-bindings: clock: qcom: gcc-ipq5424: add spi4 clocks Date: Fri, 27 Dec 2024 12:54:42 +0530 Message-ID: <20241227072446.2545148-3-quic_mmanikan@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241227072446.2545148-1-quic_mmanikan@quicinc.com> References: <20241227072446.2545148-1-quic_mmanikan@quicinc.com> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: a2q9sCaiaFNIXFeOP67svzLOs8atuciy X-Proofpoint-GUID: a2q9sCaiaFNIXFeOP67svzLOs8atuciy X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 clxscore=1015 lowpriorityscore=0 priorityscore=1501 bulkscore=0 mlxscore=0 phishscore=0 mlxlogscore=693 adultscore=0 suspectscore=0 impostorscore=0 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412270062 SPI protocol runs on serial engine 4. Hence we need to rename the spi0 clocks to spi4 clocks. However, renaming spi0 to spi4 will result in the following compilation error's. drivers/clk/qcom/gcc-ipq5424.c:2865:3: error: ‘GCC_QUPV3_SPI0_CLK’ undeclared here drivers/clk/qcom/gcc-ipq5424.c:2866:3: error: ‘GCC_QUPV3_SPI0_CLK_SRC’ undeclared here To add spi4 clocks without compilation error's, do not rename the spi0 clocks. Instead, duplicate the spi0 clock macros and rename them to spi4. After switching to spi4 clocks in the gcc-ipq5424 driver, remove the spi0 clock macros. Signed-off-by: Manikanta Mylavarapu --- include/dt-bindings/clock/qcom,ipq5424-gcc.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/include/dt-bindings/clock/qcom,ipq5424-gcc.h b/include/dt-bindings/clock/qcom,ipq5424-gcc.h index 755ce7a71c7c..5dad45a8f614 100644 --- a/include/dt-bindings/clock/qcom,ipq5424-gcc.h +++ b/include/dt-bindings/clock/qcom,ipq5424-gcc.h @@ -123,6 +123,7 @@ #define GCC_QUPV3_I2C0_CLK 113 #define GCC_QUPV3_I2C1_CLK 114 #define GCC_QUPV3_SPI0_CLK 115 +#define GCC_QUPV3_SPI4_CLK GCC_QUPV3_SPI0_CLK #define GCC_QUPV3_SPI1_CLK 116 #define GCC_QUPV3_UART0_CLK 117 #define GCC_QUPV3_UART1_CLK 118 @@ -132,6 +133,7 @@ #define GCC_QUPV3_I2C0_DIV_CLK_SRC 122 #define GCC_QUPV3_I2C1_DIV_CLK_SRC 123 #define GCC_QUPV3_SPI0_CLK_SRC 124 +#define GCC_QUPV3_SPI4_CLK_SRC GCC_QUPV3_SPI0_CLK_SRC #define GCC_QUPV3_SPI1_CLK_SRC 125 #define GCC_QUPV3_UART0_CLK_SRC 126 #define GCC_QUPV3_UART1_CLK_SRC 127 From patchwork Fri Dec 27 07:24:44 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manikanta Mylavarapu X-Patchwork-Id: 853894 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 951AF14831D; Fri, 27 Dec 2024 07:25:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735284333; cv=none; b=b0kS972XPd4IMame+zKRQnOt5zgupbaJ6t3tmvQ/ON7wsebX9xI9LPhSNyzrW4rL0SnECuTfpk/ceVWyRcb77ikc4c8max0r03qzbVOG+XbCgZLmsp4Wfc8fZw+mnayPPuvMLwVneeml1vBI06qhBs917FTnPy+Gl4LX4QZorxA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735284333; c=relaxed/simple; bh=sHD52yL2eBqz9UYzuxt2YbcGTwawJnFmRudC3e+35IY=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=jkPrCNRIrfYCC+GY6wX+Y2kF6xCMkCwAgVpgrsFfSPTgJrRbXFryMK+aCc4K2iSDYXqYra1M0g2OU+SYfX5gDSvDIYSl7MYkoGiJzql53XlZ7fAeIAN9d2Q/wqbdN6443gpJekEllqoALqcbmafZU1ULEj7tmKbZo1+LqikZcIM= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=oEi0G8hf; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="oEi0G8hf" Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BR5RYlF029178; Fri, 27 Dec 2024 07:25:27 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 82IUhN7KgfzIIE5sgbZcnRLyPsqXgu9NS/QNY5CYpMk=; b=oEi0G8hfeqWBBhEo yyJ0a/6uhEcDOgxiVKX5tEOVR33c41zNen/K2934a04Y8mV8E8aVhYH9OarQE8p3 1vfVq/37fkD2A5IJryQYDl/5RZHlYFmlfMNxai3AZEwju8HxXz6xIF0Oz77JXwZj 0mFiAMz5LjUxLzcCdk9TZ3Mz0A2w0WAukVjyL8jI0PWuoRraw5zdB6B0AFarB3VA O372EBDUM7HXF2pQRCUAXsZySr7MueDPsyzizDcPidxydPX5L3SADYtNW/Rgq2Nj 9/aQm0rOdoI6GZ36IUZ0wH0QOAE5atU5+9919LomVi8i8TKkOdBVA89VRI2t6SDm aFm8vQ== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43sp410ntf-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 27 Dec 2024 07:25:27 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BR7PQP5026469 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 27 Dec 2024 07:25:26 GMT Received: from hu-mmanikan-blr.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 26 Dec 2024 23:25:21 -0800 From: Manikanta Mylavarapu To: , , , , , , , , , , , , CC: , Subject: [PATCH v3 4/6] clk: qcom: ipq5424: rename spi0 clocks Date: Fri, 27 Dec 2024 12:54:44 +0530 Message-ID: <20241227072446.2545148-5-quic_mmanikan@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241227072446.2545148-1-quic_mmanikan@quicinc.com> References: <20241227072446.2545148-1-quic_mmanikan@quicinc.com> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: fNQyMOD_HX6bL1g8EX8QKyXG-L5oWRE4 X-Proofpoint-ORIG-GUID: fNQyMOD_HX6bL1g8EX8QKyXG-L5oWRE4 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 impostorscore=0 malwarescore=0 lowpriorityscore=0 mlxscore=0 bulkscore=0 mlxlogscore=853 priorityscore=1501 phishscore=0 spamscore=0 suspectscore=0 clxscore=1015 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412270062 SPI protocol runs on serial engine 4. Hence rename spi0 clocks to spi4 like GCC_QUPV3_SPI0_CLK to GCC_QUPV3_SPI4_CLK. Signed-off-by: Manikanta Mylavarapu --- drivers/clk/qcom/gcc-ipq5424.c | 20 ++++++++++---------- 1 file changed, 10 insertions(+), 10 deletions(-) diff --git a/drivers/clk/qcom/gcc-ipq5424.c b/drivers/clk/qcom/gcc-ipq5424.c index 88a7d5b2e751..5fcf7d9ca390 100644 --- a/drivers/clk/qcom/gcc-ipq5424.c +++ b/drivers/clk/qcom/gcc-ipq5424.c @@ -531,7 +531,7 @@ static struct clk_rcg2 gcc_qupv3_i2c1_clk_src = { }, }; -static const struct freq_tbl ftbl_gcc_qupv3_spi0_clk_src[] = { +static const struct freq_tbl ftbl_gcc_qupv3_spi4_clk_src[] = { F(960000, P_XO, 10, 2, 5), F(4800000, P_XO, 5, 0, 0), F(9600000, P_XO, 2, 4, 5), @@ -543,14 +543,14 @@ static const struct freq_tbl ftbl_gcc_qupv3_spi0_clk_src[] = { { } }; -static struct clk_rcg2 gcc_qupv3_spi0_clk_src = { +static struct clk_rcg2 gcc_qupv3_spi4_clk_src = { .cmd_rcgr = 0x4004, .mnd_width = 8, .hid_width = 5, .parent_map = gcc_parent_map_0, - .freq_tbl = ftbl_gcc_qupv3_spi0_clk_src, + .freq_tbl = ftbl_gcc_qupv3_spi4_clk_src, .clkr.hw.init = &(const struct clk_init_data) { - .name = "gcc_qupv3_spi0_clk_src", + .name = "gcc_qupv3_spi4_clk_src", .parent_data = gcc_parent_data_0, .num_parents = ARRAY_SIZE(gcc_parent_data_0), .ops = &clk_rcg2_ops, @@ -562,7 +562,7 @@ static struct clk_rcg2 gcc_qupv3_spi1_clk_src = { .mnd_width = 8, .hid_width = 5, .parent_map = gcc_parent_map_0, - .freq_tbl = ftbl_gcc_qupv3_spi0_clk_src, + .freq_tbl = ftbl_gcc_qupv3_spi4_clk_src, .clkr.hw.init = &(const struct clk_init_data) { .name = "gcc_qupv3_spi1_clk_src", .parent_data = gcc_parent_data_0, @@ -2072,16 +2072,16 @@ static struct clk_branch gcc_qupv3_i2c1_clk = { }, }; -static struct clk_branch gcc_qupv3_spi0_clk = { +static struct clk_branch gcc_qupv3_spi4_clk = { .halt_reg = 0x4020, .halt_check = BRANCH_HALT, .clkr = { .enable_reg = 0x4020, .enable_mask = BIT(0), .hw.init = &(const struct clk_init_data) { - .name = "gcc_qupv3_spi0_clk", + .name = "gcc_qupv3_spi4_clk", .parent_hws = (const struct clk_hw*[]) { - &gcc_qupv3_spi0_clk_src.clkr.hw, + &gcc_qupv3_spi4_clk_src.clkr.hw, }, .num_parents = 1, .flags = CLK_SET_RATE_PARENT, @@ -2862,8 +2862,8 @@ static struct clk_regmap *gcc_ipq5424_clocks[] = { [GCC_QUPV3_I2C1_CLK] = &gcc_qupv3_i2c1_clk.clkr, [GCC_QUPV3_I2C1_CLK_SRC] = &gcc_qupv3_i2c1_clk_src.clkr, [GCC_QUPV3_I2C1_DIV_CLK_SRC] = &gcc_qupv3_i2c1_div_clk_src.clkr, - [GCC_QUPV3_SPI0_CLK] = &gcc_qupv3_spi0_clk.clkr, - [GCC_QUPV3_SPI0_CLK_SRC] = &gcc_qupv3_spi0_clk_src.clkr, + [GCC_QUPV3_SPI4_CLK] = &gcc_qupv3_spi4_clk.clkr, + [GCC_QUPV3_SPI4_CLK_SRC] = &gcc_qupv3_spi4_clk_src.clkr, [GCC_QUPV3_SPI1_CLK] = &gcc_qupv3_spi1_clk.clkr, [GCC_QUPV3_SPI1_CLK_SRC] = &gcc_qupv3_spi1_clk_src.clkr, [GCC_QUPV3_UART0_CLK] = &gcc_qupv3_uart0_clk.clkr, From patchwork Fri Dec 27 07:24:46 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manikanta Mylavarapu X-Patchwork-Id: 853893 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id BBBFC149C6A; Fri, 27 Dec 2024 07:25:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735284342; cv=none; b=cQ3aFlp565ud2EpjQ569BM1113pbl9uGus15iHp94nDYMevksJV/4Ik/hFDE9vnj0N6OIl9oBq7JP+ghFUpoyB9TVFwMeVjX3/bts2XU25Ugi6tr3VffK1vk9TsmoZLHZozVBv/DgovolYqR4IFxxVJnXmHFBn4bD7gF7XFIS+c= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1735284342; c=relaxed/simple; bh=oKy+vdlNueNKDvyQuUaonp3rPjGBkVFZb2zhCOjeZps=; h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=k11P4stLqU3aqMfWmQbl7zLzPuagvxLu9rXn7r4NH389YCFgXg/eaP0HbhqRnXJOjoAhdfbgNBllZiKMgvZHu1JRTyScGVkkfdOrSdWD/vb80DeT5+wEmo+CDeSDAJRBmnQhO4XUhOWBElHnTMct82/fZ0K+It3sba5HzWpQQXE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=PzqvxVlk; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="PzqvxVlk" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BQDqtHG030839; Fri, 27 Dec 2024 07:25:37 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= oPCk/W9v6Y7yPcxR1lGK9WTC7WRtf/ZqtQ8qKXF5rac=; b=PzqvxVlk1vMpy4R0 d6XjLYm+s4gyAZfqjAK6RkZHyt7R1BVSdP+aqZ6mMLSyfKXqmFUUDwt+uEwQhDaQ mxCUab2UhbPXLYIGWGpf6+lTENyuRSwKfd/VWogZCe6yt/EsRFNAgWic/kYLUpRb HQitAV4PWYXvk65dbDRlEcxRMICVJt3qSkDN1VdAuqSOhUgLo/nO94FvpeuwavZu OMwllATTTQ3kyfotyE3YKCwDFp+U/1SLWaOydFDZBe2xdhDo4U8n6n15bqJELX8a 6k0bkjA7gJsKlrsbnNga+ZoadWA/mzGggvZvo3Ls0rcCTLANpR8gLkbU7dUrG4PO UfbfeQ== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43s8dnkh6f-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 27 Dec 2024 07:25:37 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BR7PanX026941 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 27 Dec 2024 07:25:36 GMT Received: from hu-mmanikan-blr.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 26 Dec 2024 23:25:31 -0800 From: Manikanta Mylavarapu To: , , , , , , , , , , , , CC: , Subject: [PATCH v3 6/6] arm64: dts: qcom: ipq5424: configure spi4 node for rdp466 Date: Fri, 27 Dec 2024 12:54:46 +0530 Message-ID: <20241227072446.2545148-7-quic_mmanikan@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20241227072446.2545148-1-quic_mmanikan@quicinc.com> References: <20241227072446.2545148-1-quic_mmanikan@quicinc.com> Precedence: bulk X-Mailing-List: linux-gpio@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: GdsVZfKM7bxqkiTTIZNPxdGAaVILOvgV X-Proofpoint-ORIG-GUID: GdsVZfKM7bxqkiTTIZNPxdGAaVILOvgV X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 suspectscore=0 malwarescore=0 lowpriorityscore=0 clxscore=1015 adultscore=0 priorityscore=1501 mlxlogscore=945 mlxscore=0 bulkscore=0 phishscore=0 impostorscore=0 spamscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412270062 Enable the SPI4 node and configure the associated gpio pins. Signed-off-by: Manikanta Mylavarapu --- Changes in V3: - Replace spi0 with spi4 in all applicable places such as tlmm pin names, commit message, heading and dt node name. arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts | 43 +++++++++++++++++++++ 1 file changed, 43 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts b/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts index d4d31026a026..1e7c7f73b21e 100644 --- a/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts +++ b/arch/arm64/boot/dts/qcom/ipq5424-rdp466.dts @@ -23,6 +23,36 @@ &sleep_clk { }; &tlmm { + spi4_default_state: spi4-default-state { + clk-pins { + pins = "gpio6"; + function = "spi4_clk"; + drive-strength = <8>; + bias-pull-down; + }; + + cs-pins { + pins = "gpio7"; + function = "spi4_cs"; + drive-strength = <8>; + bias-pull-up; + }; + + miso-pins { + pins = "gpio8"; + function = "spi4_miso"; + drive-strength = <8>; + bias-pull-down; + }; + + mosi-pins { + pins = "gpio9"; + function = "spi4_mosi"; + drive-strength = <8>; + bias-pull-down; + }; + }; + sdc_default_state: sdc-default-state { clk-pins { pins = "gpio5"; @@ -57,3 +87,16 @@ &xo_board { clock-frequency = <24000000>; }; +&spi4 { + pinctrl-0 = <&spi4_default_state>; + pinctrl-names = "default"; + status = "okay"; + + flash@0 { + compatible = "micron,n25q128a11", "jedec,spi-nor"; + reg = <0>; + #address-cells = <1>; + #size-cells = <1>; + spi-max-frequency = <50000000>; + }; +};