From patchwork Thu Dec 12 09:24:00 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lijuan Gao X-Patchwork-Id: 849810 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0646621149E; Thu, 12 Dec 2024 09:24:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733995470; cv=none; b=IanpjVuldZMU4dWHMDmOmRCXlaW9FHtLeHDkW/q3yulPYHjWEiC4h+g+YC5JdDiQ4ZPfpcVx3P+vYM37b0gFVxNig71S/fSGPE4fVI1iDcsZRUrfAo54Cxoz2pVYL9saTFLkJztgXi2PKO+V/Wfj9n3XmPKezNNBOQlgFdpVhrc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733995470; c=relaxed/simple; bh=4riYm+eCjUP9tJg1L9J/Z1MbwY+Bp/C3D+zImPyU4a4=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=kC6nBX41mudwsHMgpuY4SWzVL1OPwecP+Jg0PNQy+lA6pl3FpeQCGyuSDIu/XFY8qi5a7cB6WHcF6rXnE4aVpXQQOdIvf1p3i+LcDdZJIHJ1+yluyZtHC86IA8hq45hHbYbri58y2+09+OXUMWgQim3w4imz1sV7kglH66G8zUA= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=XzHCts1N; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="XzHCts1N" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BC6o6NU001765; Thu, 12 Dec 2024 09:24:24 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= 01CX5ftzXrGJMq5C6nOlxyCr/RDu1p7KBMIRX1kXimc=; b=XzHCts1NN6bq9fVJ 9rje+a/2CxlA9ofUp5tqlBFBkzpQ+h8btHtqQa7NMkRzfkhkNKZUMA1izaNUYwUp kCQGk1j4GOdyIFtz5ahaFrbgtED9DQr7pAiou2oYI4rDRLU0XJPQRpLOCfz8GmGk SmxF/G4SCMtTOTH0ngCsiR33JEQEYpmEEN5MqC3nkgWiXnInrTLHHvT33RfTR0F/ 5GxxC9T6QCLPJf5j9gwNlQpjnZnY4xL/DGdJ3zj7AJpOqlIC7wG7izMTLnwVs6GF JcYtssK4V+RjdMzwKnep2/jmx7bn4UNxiDKob1hkM2mitqfbefakW/0i5bCSvTJC ZG4zzA== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43eyg64wfr-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 12 Dec 2024 09:24:23 +0000 (GMT) Received: from nalasex01b.na.qualcomm.com (nalasex01b.na.qualcomm.com [10.47.209.197]) by NALASPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BC9OM0A009344 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 12 Dec 2024 09:24:22 GMT Received: from lijuang2-gv.ap.qualcomm.com (10.80.80.8) by nalasex01b.na.qualcomm.com (10.47.209.197) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 12 Dec 2024 01:24:15 -0800 From: Lijuan Gao Date: Thu, 12 Dec 2024 17:24:00 +0800 Subject: [PATCH 1/6] dt-bindings: pinctrl: qcom: correct gpio-ranges in examples for qcs615 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-ID: <20241212-correct_gpio_ranges-v1-1-c5f20d61882f@quicinc.com> References: <20241212-correct_gpio_ranges-v1-0-c5f20d61882f@quicinc.com> In-Reply-To: <20241212-correct_gpio_ranges-v1-0-c5f20d61882f@quicinc.com> To: Bjorn Andersson , Linus Walleij , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Jingyi Wang" , Konrad Dybcio CC: , , , , , Krzysztof Kozlowski , Lijuan Gao X-Mailer: b4 0.15-dev-99b12 X-Developer-Signature: v=1; a=ed25519-sha256; t=1733995452; l=1161; i=quic_lijuang@quicinc.com; s=20240827; h=from:subject:message-id; bh=4riYm+eCjUP9tJg1L9J/Z1MbwY+Bp/C3D+zImPyU4a4=; b=oEOHmwnWVanBok5feSmSg47qCnPJKd1ZQb81DaCHLuLT+FEFMFehAeyy6rL7We3Ueg3bOP8Rb p+ksnNctDHNAOPzlVO9iccJndGEm34K35VMyZV6Yt6kV/n8iLL2rIxx X-Developer-Key: i=quic_lijuang@quicinc.com; a=ed25519; pk=1zeM8FpQK/J1jSFHn8iXHeb3xt7F/3GvHv7ET2RNJxE= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01b.na.qualcomm.com (10.47.209.197) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 0cnVb3hmHzxpJFaivJwcx-llOqDUu3ga X-Proofpoint-ORIG-GUID: 0cnVb3hmHzxpJFaivJwcx-llOqDUu3ga X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 bulkscore=0 lowpriorityscore=0 priorityscore=1501 adultscore=0 impostorscore=0 mlxlogscore=612 phishscore=0 suspectscore=0 mlxscore=0 clxscore=1015 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412120065 The QCS615 TLMM pin controller have the UFS_RESET pin, which is expected to be wired to the reset pin of the primary UFS memory. Include it in gpio-ranges so that the UFS driver can toggle it. Fixes: 55c487ea6084 ("dt-bindings: pinctrl: document the QCS615 Top Level Mode Multiplexer") Signed-off-by: Lijuan Gao Acked-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/pinctrl/qcom,qcs615-tlmm.yaml | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,qcs615-tlmm.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,qcs615-tlmm.yaml index 1ce4b5df584a..2791e578c1de 100644 --- a/Documentation/devicetree/bindings/pinctrl/qcom,qcs615-tlmm.yaml +++ b/Documentation/devicetree/bindings/pinctrl/qcom,qcs615-tlmm.yaml @@ -110,7 +110,7 @@ examples: <0x03c00000 0x300000>; reg-names = "east", "west", "south"; interrupts = ; - gpio-ranges = <&tlmm 0 0 123>; + gpio-ranges = <&tlmm 0 0 124>; gpio-controller; #gpio-cells = <2>; interrupt-controller; From patchwork Thu Dec 12 09:24:01 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lijuan Gao X-Patchwork-Id: 850451 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id C6B6E211A2E; Thu, 12 Dec 2024 09:24:31 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733995473; cv=none; b=pvx78aOHHVPOGjo7Xc5JC+rLEnuoCe0LxpuYEMnh9DIBz2DyTnYxWhLJEvMy67NTZWDog5HhM7Kbss6eIC92shTiVurdRBhGDCU19a+EHb9/H1e4amFcK3E38+sNRBR1M0B4a5ZNoZ3KtnA5bg4yJdrVOkSXBfpo3OxLMhem2CU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733995473; c=relaxed/simple; bh=zIYQ12j+feJAhrszipzOa0n87tGHIUhx7J6eA51hQ8c=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=Z0yPlDXcHFqNyvyBGy0PA7lg4IANOgpPVqmmTARFhkyTSFa5gMyMO/PguNsFAtHpC0cjSa2nvk+pANXxIiTBLKb/W8468cGjTR/TiagNscAAjO6iNFrVcR2cIiLFR4K49VZ2WqgdXnYnWd8eBEf0+fQG1qH+tgaZOQhQIldjJ+M= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=dDKGAMZ6; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="dDKGAMZ6" Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BC76tXi027271; Thu, 12 Dec 2024 09:24:27 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= qGPsVvNHszyye1MfYO/taPkMBc6l185R+mTpkE54v6c=; b=dDKGAMZ6oiutuzRZ y7C4wCcz1/6iVvbzQlQI7ZsxmnUeRaGLFMPdDxzfyET0umHFrqih7O97hMVbUwrA vNTuC/B8aFGDoMnRSZF+UxkEbCLnn+Qq/wRYBPmSGKRvPERo1cVrxJL3m9f3Q0UX pVkM+nsMpFNY29taeeDpPk+UQlXdgdKPgKVIuD6P3xeVTV8cAqAsFF9fI8PJ8dN5 x/7HJEo4NynsKDg3agrc6Iw+1w3MxeQPkVcAtwdtDNN92Hk9bNxnkcDeSLQ/vS7y wrEOVLUpGj4Zing8eQJVGhkLatg8j7F+1PUPBDYtZCkLvgtGVLhVHjRl67Z2ojZC /GycXw== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43etn8wnen-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 12 Dec 2024 09:24:26 +0000 (GMT) Received: from nalasex01b.na.qualcomm.com (nalasex01b.na.qualcomm.com [10.47.209.197]) by NALASPPMTA03.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BC9OPs6007721 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 12 Dec 2024 09:24:26 GMT Received: from lijuang2-gv.ap.qualcomm.com (10.80.80.8) by nalasex01b.na.qualcomm.com (10.47.209.197) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 12 Dec 2024 01:24:18 -0800 From: Lijuan Gao Date: Thu, 12 Dec 2024 17:24:01 +0800 Subject: [PATCH 2/6] dt-bindings: pinctrl: qcom: correct gpio-ranges in examples for qcs8300 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-ID: <20241212-correct_gpio_ranges-v1-2-c5f20d61882f@quicinc.com> References: <20241212-correct_gpio_ranges-v1-0-c5f20d61882f@quicinc.com> In-Reply-To: <20241212-correct_gpio_ranges-v1-0-c5f20d61882f@quicinc.com> To: Bjorn Andersson , Linus Walleij , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Jingyi Wang" , Konrad Dybcio CC: , , , , , Krzysztof Kozlowski , Lijuan Gao X-Mailer: b4 0.15-dev-99b12 X-Developer-Signature: v=1; a=ed25519-sha256; t=1733995452; l=1093; i=quic_lijuang@quicinc.com; s=20240827; h=from:subject:message-id; bh=zIYQ12j+feJAhrszipzOa0n87tGHIUhx7J6eA51hQ8c=; b=PSN2/ZDrQBBnUZSl9kqoVVG/1C4jQQVTqj/ycU1c+eyis8lItduSEmTAaLbk1hOoeMhp1GBu8 JGE7TO8aFmyA4owOl0f4+nN0idI5j77QT1WLfNzijZkjwbOQpjJ+/Uf X-Developer-Key: i=quic_lijuang@quicinc.com; a=ed25519; pk=1zeM8FpQK/J1jSFHn8iXHeb3xt7F/3GvHv7ET2RNJxE= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01b.na.qualcomm.com (10.47.209.197) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: oShOqaZQLJDSU0N_22GSzrBYvgk0d_ia X-Proofpoint-GUID: oShOqaZQLJDSU0N_22GSzrBYvgk0d_ia X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 lowpriorityscore=0 spamscore=0 impostorscore=0 adultscore=0 suspectscore=0 bulkscore=0 priorityscore=1501 malwarescore=0 phishscore=0 mlxscore=0 mlxlogscore=620 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412120065 The QCS8300 TLMM pin controller have the UFS_RESET pin, which is expected to be wired to the reset pin of the primary UFS memory. Include it in gpio-ranges so that the UFS driver can toggle it. Fixes: 5778535972e2 ("dt-bindings: pinctrl: describe qcs8300-tlmm") Signed-off-by: Lijuan Gao Acked-by: Rob Herring (Arm) --- Documentation/devicetree/bindings/pinctrl/qcom,qcs8300-tlmm.yaml | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,qcs8300-tlmm.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,qcs8300-tlmm.yaml index bb0d7132886a..489b41dcc179 100644 --- a/Documentation/devicetree/bindings/pinctrl/qcom,qcs8300-tlmm.yaml +++ b/Documentation/devicetree/bindings/pinctrl/qcom,qcs8300-tlmm.yaml @@ -106,7 +106,7 @@ examples: interrupts = ; gpio-controller; #gpio-cells = <2>; - gpio-ranges = <&tlmm 0 0 133>; + gpio-ranges = <&tlmm 0 0 134>; interrupt-controller; #interrupt-cells = <2>; From patchwork Thu Dec 12 09:24:02 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lijuan Gao X-Patchwork-Id: 849809 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B422120E716; Thu, 12 Dec 2024 09:24:34 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.180.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733995476; cv=none; b=NcjZzJfoTUAj3XCOCCkvfCbzyqZPf2JVSZ8pRaGs7yEz0jT+e6cKkeDstidLJoHwhLUALDjVsbQSRyDcseMz63xiS9SUGlQGf+NnWKLrvM83O8+EQT+uiZsYcYPQYmbeIlf8cXOrESJwmDxHl1kClX/AG5hu03xpemc54mP6cv0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733995476; c=relaxed/simple; bh=+i5uX78QBsvHM8KijXJ2uhe/ghCk8bMIeV3FRGs7QIg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=ghgbwCxM3RP/trUSIbFcRHzgENgYuK64fJMUdw9K+Pozpa9hGSQsNA9cBA5CCuY9XFZMTMcFYJB0gFHVXn2tdQZNQiAZ//H6EXHZ/SNNUghLnMhiUij7mD5JSaEB/8JlkXjaxJn12l3D5wTw3DE3Px9piAs70mFZThrknJn6okw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=JapCeuQP; arc=none smtp.client-ip=205.220.180.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="JapCeuQP" Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BC80jps002304; Thu, 12 Dec 2024 09:24:31 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= yUG8f1wguoQh7aNHKHRiY2Bj+TTjQ9emhtX+dD2voW4=; b=JapCeuQPmiDqsQCn hf/qflhSVfKTjdIIpLms7p5VGi1vdpaaATmQfvpPv7nF9F8kspTu4hgvVHA1rfbF YhUNuhPh+QR0xy/H3UTi8ClVWF0KbR9AtY0JwY61KfsKPJMkygBeJTctQYnfckF3 drWJiUj3bcwKZt0bXJVKTFgRBww8hkpY6P+K2QtueWPAiOt+b+Hbd9mklDabKOLv W/86pzE+dRm3Vq3a97oujYh2i9KDVj4TVNU3Zrpipub4VrCtfy6NQyrdR72ydZpF Pze2xrjZxcN5K7nsc+3jP5ZEqoTxXcbi80mq2PjGbJoVY72Brz4229Om/Qsvbna2 obiVcQ== Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43eyg64wg2-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 12 Dec 2024 09:24:30 +0000 (GMT) Received: from nalasex01b.na.qualcomm.com (nalasex01b.na.qualcomm.com [10.47.209.197]) by NALASPPMTA05.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BC9OTUo009892 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 12 Dec 2024 09:24:29 GMT Received: from lijuang2-gv.ap.qualcomm.com (10.80.80.8) by nalasex01b.na.qualcomm.com (10.47.209.197) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 12 Dec 2024 01:24:23 -0800 From: Lijuan Gao Date: Thu, 12 Dec 2024 17:24:02 +0800 Subject: [PATCH 3/6] pinctrl: qcom: correct the number of ngpios for QCS615 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-ID: <20241212-correct_gpio_ranges-v1-3-c5f20d61882f@quicinc.com> References: <20241212-correct_gpio_ranges-v1-0-c5f20d61882f@quicinc.com> In-Reply-To: <20241212-correct_gpio_ranges-v1-0-c5f20d61882f@quicinc.com> To: Bjorn Andersson , Linus Walleij , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Jingyi Wang" , Konrad Dybcio CC: , , , , , Krzysztof Kozlowski , Lijuan Gao X-Mailer: b4 0.15-dev-99b12 X-Developer-Signature: v=1; a=ed25519-sha256; t=1733995452; l=1017; i=quic_lijuang@quicinc.com; s=20240827; h=from:subject:message-id; bh=+i5uX78QBsvHM8KijXJ2uhe/ghCk8bMIeV3FRGs7QIg=; b=eZmuMfU3Vn9+ZqJ0yUmo0qfESrKeMvarT0E+rH9I5ibrl5mPyJITtx3azA355WWnRsHHx964r TjFsEwAFqF3DjNA2JP8X1ECW/BwhZOXn94wWtu8oDXs+BkRtB9RpzJd X-Developer-Key: i=quic_lijuang@quicinc.com; a=ed25519; pk=1zeM8FpQK/J1jSFHn8iXHeb3xt7F/3GvHv7ET2RNJxE= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01b.na.qualcomm.com (10.47.209.197) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: h7MD8SHkPW3-mmtYtRrl4SaKMgCW3adL X-Proofpoint-ORIG-GUID: h7MD8SHkPW3-mmtYtRrl4SaKMgCW3adL X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 bulkscore=0 lowpriorityscore=0 priorityscore=1501 adultscore=0 impostorscore=0 mlxlogscore=901 phishscore=0 suspectscore=0 mlxscore=0 clxscore=1015 malwarescore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412120065 The UFS_RESET pin is expected to be wired to the reset pin of the primary UFS memory. Reorder the pins and expose it as a GPIO, so that the UFS driver can toggle it. Therefore, correct the number of ngpios. Fixes: b698f36a9d40 ("pinctrl: qcom: add the tlmm driver for QCS615 platform") Signed-off-by: Lijuan Gao --- drivers/pinctrl/qcom/pinctrl-qcs615.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/pinctrl/qcom/pinctrl-qcs615.c b/drivers/pinctrl/qcom/pinctrl-qcs615.c index 23015b055f6a..17ca743c2210 100644 --- a/drivers/pinctrl/qcom/pinctrl-qcs615.c +++ b/drivers/pinctrl/qcom/pinctrl-qcs615.c @@ -1062,7 +1062,7 @@ static const struct msm_pinctrl_soc_data qcs615_tlmm = { .nfunctions = ARRAY_SIZE(qcs615_functions), .groups = qcs615_groups, .ngroups = ARRAY_SIZE(qcs615_groups), - .ngpios = 123, + .ngpios = 124, .tiles = qcs615_tiles, .ntiles = ARRAY_SIZE(qcs615_tiles), .wakeirq_map = qcs615_pdc_map, From patchwork Thu Dec 12 09:24:03 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lijuan Gao X-Patchwork-Id: 850450 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8B6EF20FA84; Thu, 12 Dec 2024 09:24:37 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733995479; cv=none; b=OrPFYLOaW+6GeLl6pI5Z/n/IkUDZl/wEuEvIzfPCm+V4SWJhqJ84QAFFwp2yRD559GOQ0ht6GC+EnjrtBxdizNX+eDrYQt/FW27Z26O+u5Tt2hdPgzklV2j0pBIsXbcAKEwh7HK2f6CRmnWBPCldhmjvhBjl8cFSqwLUfmi31Rc= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733995479; c=relaxed/simple; bh=5LKK+SO5hC2cAnTEvvztAGb2N9GBiH9/PsX1WuT1hEg=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=fjX3AbHEM8/x7eABAqiQYnytOv40ssS1WKNCU8fyFKNmMaI6DYfXX2vW3OULWzkgxOU2voeuUNUu2YUebkT3V/WIMCM6gMcE+xzwl4uKNUxTv5BOQZE/gSvzWWJxNNS4ONA7I3kdyHJz9lLs8w1YZij4DUvRPj9aM6R+He1DzGw= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=Ol8SbJdh; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="Ol8SbJdh" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BC83iVV001054; Thu, 12 Dec 2024 09:24:34 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= xdYH/N0RLO4O3+8/PEhOKVUoDutC+fmKmJGNstXxLY4=; b=Ol8SbJdhRTSkwl2D JCfcIc0fd6gJRaH84kza65qvHuulhVwBg+n46j/STyHj2gyFncPtmOEFKc+K3h8l hN0GDp+Wjyiz/bBDIzTLSOo4glVVSFUq1CsvlGBpoXPZ07lCrQ2G/TFMmP89iddg iZTVlsWqJPoLa/Kon6fPWx+xOts30tlG8z1pK8rhoizKrXQ/rd8pIzSOw0TOjag/ a+MrqIdWsV++VnUg0Gc/PkOwQi710TXK79oC/y1P2BMYxIhB4eLfGgLWmPVGb1oA PyF6zemLlOUV/Es7N14HPptcJQf04ID8qYK1FRg10pCcAC5DbuGURAltLo+ykDag /wLB4Q== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43f70w3pgr-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 12 Dec 2024 09:24:33 +0000 (GMT) Received: from nalasex01b.na.qualcomm.com (nalasex01b.na.qualcomm.com [10.47.209.197]) by NALASPPMTA02.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BC9OWoN022857 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 12 Dec 2024 09:24:32 GMT Received: from lijuang2-gv.ap.qualcomm.com (10.80.80.8) by nalasex01b.na.qualcomm.com (10.47.209.197) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 12 Dec 2024 01:24:26 -0800 From: Lijuan Gao Date: Thu, 12 Dec 2024 17:24:03 +0800 Subject: [PATCH 4/6] pinctrl: qcom: correct the number of ngpios for QCS8300 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-ID: <20241212-correct_gpio_ranges-v1-4-c5f20d61882f@quicinc.com> References: <20241212-correct_gpio_ranges-v1-0-c5f20d61882f@quicinc.com> In-Reply-To: <20241212-correct_gpio_ranges-v1-0-c5f20d61882f@quicinc.com> To: Bjorn Andersson , Linus Walleij , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Jingyi Wang" , Konrad Dybcio CC: , , , , , Krzysztof Kozlowski , Lijuan Gao X-Mailer: b4 0.15-dev-99b12 X-Developer-Signature: v=1; a=ed25519-sha256; t=1733995452; l=1036; i=quic_lijuang@quicinc.com; s=20240827; h=from:subject:message-id; bh=5LKK+SO5hC2cAnTEvvztAGb2N9GBiH9/PsX1WuT1hEg=; b=3Rv5ttP9W22wugBJwlDWK06ul1PWxYTnJB5WDsMJo01P+nRUjIfDMhnxn34G5yQlPchJo3e2v LMgGNRTluZeBkYbQgFOypcC6dBCLEBBFzoR6F6W/RbUxpgu7caoYisz X-Developer-Key: i=quic_lijuang@quicinc.com; a=ed25519; pk=1zeM8FpQK/J1jSFHn8iXHeb3xt7F/3GvHv7ET2RNJxE= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01b.na.qualcomm.com (10.47.209.197) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: N88glhk3Onon_6l2135LEypFfdDe9atr X-Proofpoint-ORIG-GUID: N88glhk3Onon_6l2135LEypFfdDe9atr X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 bulkscore=0 clxscore=1015 phishscore=0 malwarescore=0 mlxlogscore=936 impostorscore=0 lowpriorityscore=0 priorityscore=1501 mlxscore=0 spamscore=0 suspectscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412120065 The UFS_RESET pin is expected to be wired to the reset pin of the primary UFS memory. Reorder the pins and expose it as a GPIO, so that the UFS driver can toggle it. Therefore, correct the number of ngpios. Fixes: 0c4cd2cc87c8 ("pinctrl: qcom: add the tlmm driver for QCS8300 platforms") Signed-off-by: Lijuan Gao --- drivers/pinctrl/qcom/pinctrl-qcs8300.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/pinctrl/qcom/pinctrl-qcs8300.c b/drivers/pinctrl/qcom/pinctrl-qcs8300.c index ba6de944a859..5f5f7c4ac644 100644 --- a/drivers/pinctrl/qcom/pinctrl-qcs8300.c +++ b/drivers/pinctrl/qcom/pinctrl-qcs8300.c @@ -1204,7 +1204,7 @@ static const struct msm_pinctrl_soc_data qcs8300_pinctrl = { .nfunctions = ARRAY_SIZE(qcs8300_functions), .groups = qcs8300_groups, .ngroups = ARRAY_SIZE(qcs8300_groups), - .ngpios = 133, + .ngpios = 134, .wakeirq_map = qcs8300_pdc_map, .nwakeirq_map = ARRAY_SIZE(qcs8300_pdc_map), .egpio_func = 11, From patchwork Thu Dec 12 09:24:04 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lijuan Gao X-Patchwork-Id: 849808 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3DFFA212FB2; Thu, 12 Dec 2024 09:24:40 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733995482; cv=none; b=G18rixP/dOFmrQga1Hw/x91QjlyNkTUFBJ0YkOVd5/IxWipHnbSLt+Dj7Ufx5ngxHewv79ZFELOmyxHn8AVUoHxhRBfb2PLMcP+jeQ3cKhQSArjOPCvMithhq2xKHUuzklku0FEZhNZkz/7DKaSLyWyPafYZkgKoO08QGJwEAlg= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733995482; c=relaxed/simple; bh=zmlcVEEE4LOyzCKiTZ08CjbPHJqJvWMQMxb07XqmTic=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=qFOBuwR4C/s5hsTEGA27guzmY7E5dKUj4U8WJ2TH+GlPVuijDLhkt/TuEnNH//1apuamyMQg1OPQ71V1eWY1IPc6DnWbGn40499bK19X3Xrp3Z022sdTRCzRO1LTN4OOM+EzHL6x3Hs0eCydFchdcLccJJevw8birx0fU2wGsSo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=iBkWxwzT; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="iBkWxwzT" Received: from pps.filterd (m0279865.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BC7btgb000976; Thu, 12 Dec 2024 09:24:38 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= Tpy5qGBgVeg517b+QAYHK7Cv7Pry8irb88EBowJU1bs=; b=iBkWxwzTdsQdUCPv Sr+YuhVZS6nzJgeiwvyBvpY9yaXR2zJk+h9b9g2/nOorQbephxzn04S4HP83WJE8 Bqb6XNZ1+gWcr6hEfH/lWxr4cyk4cPV4NCJ3hKgxYC9PZbeC9v7zGMR9BfeU7zTL JUlZ65cvYKge/3vDvf//NRdd4xh5cUfBmlMlj8DvF7O/4dCQ2K2m9beeD+ai7Ye2 p9xRiDg7DBsUNrNPjF1QTXDnwWT3pyqwBn/pnuxHmsFGo8GfwMG10zB0S5RetLr2 DKmFgIEZkIEa5Mgb5TETrgl4HyesDqiCvBBoZmKT07Xik/RKg4y6Dhv3G/Bi+vwh 4RRXRQ== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43f70w3ph4-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 12 Dec 2024 09:24:38 +0000 (GMT) Received: from nalasex01b.na.qualcomm.com (nalasex01b.na.qualcomm.com [10.47.209.197]) by NALASPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BC9ObYC031725 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 12 Dec 2024 09:24:37 GMT Received: from lijuang2-gv.ap.qualcomm.com (10.80.80.8) by nalasex01b.na.qualcomm.com (10.47.209.197) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 12 Dec 2024 01:24:30 -0800 From: Lijuan Gao Date: Thu, 12 Dec 2024 17:24:04 +0800 Subject: [PATCH 5/6] arm64: dts: qcom: correct gpio-ranges for QCS615 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-ID: <20241212-correct_gpio_ranges-v1-5-c5f20d61882f@quicinc.com> References: <20241212-correct_gpio_ranges-v1-0-c5f20d61882f@quicinc.com> In-Reply-To: <20241212-correct_gpio_ranges-v1-0-c5f20d61882f@quicinc.com> To: Bjorn Andersson , Linus Walleij , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Jingyi Wang" , Konrad Dybcio CC: , , , , , Krzysztof Kozlowski , Lijuan Gao X-Mailer: b4 0.15-dev-99b12 X-Developer-Signature: v=1; a=ed25519-sha256; t=1733995452; l=902; i=quic_lijuang@quicinc.com; s=20240827; h=from:subject:message-id; bh=zmlcVEEE4LOyzCKiTZ08CjbPHJqJvWMQMxb07XqmTic=; b=NNuyEWSkg2p4PeOlH2sszHzs/p+58ZJl3jJjnNDqfh7Qv/Kl7RpAdJg9E7Hcp4M4Jw8aJAVgC YRqvQ1Zr7EMDrb2oX0z/Fq4/4f8QDqE9wcm+siGmei/E5v7dZX5QvGO X-Developer-Key: i=quic_lijuang@quicinc.com; a=ed25519; pk=1zeM8FpQK/J1jSFHn8iXHeb3xt7F/3GvHv7ET2RNJxE= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01b.na.qualcomm.com (10.47.209.197) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: KI1qnA9_-rd1-zwgNMZlbvF7qD84uHU3 X-Proofpoint-ORIG-GUID: KI1qnA9_-rd1-zwgNMZlbvF7qD84uHU3 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 bulkscore=0 clxscore=1015 phishscore=0 malwarescore=0 mlxlogscore=504 impostorscore=0 lowpriorityscore=0 priorityscore=1501 mlxscore=0 spamscore=0 suspectscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412120065 The QCS615 TLMM pin controller has GPIOs 0-122, it also has UFS_RESET pin for primary UFS memory reset, so correct the gpio-ranges for the UFS driver can toggle it. Fixes: 8e266654a2fe ("arm64: dts: qcom: add QCS615 platform") Signed-off-by: Lijuan Gao --- arch/arm64/boot/dts/qcom/qcs615.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/qcs615.dtsi b/arch/arm64/boot/dts/qcom/qcs615.dtsi index c0e4b376a1c6..4c3d8e39ce0b 100644 --- a/arch/arm64/boot/dts/qcom/qcs615.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs615.dtsi @@ -938,7 +938,7 @@ tlmm: pinctrl@3100000 { "west", "south"; interrupts = ; - gpio-ranges = <&tlmm 0 0 123>; + gpio-ranges = <&tlmm 0 0 124>; gpio-controller; #gpio-cells = <2>; interrupt-controller; From patchwork Thu Dec 12 09:24:05 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lijuan Gao X-Patchwork-Id: 850449 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2C732210188; Thu, 12 Dec 2024 09:24:44 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733995485; cv=none; b=giuv7UGc0Vi7oLLgdtneC+ha5PhUUaaE7SkEPsVfSuqWuOx1pnzBz0iQUPcL2GgPpULT40oSK0515RJ5vcg8+e/en0lGq4PaWbeU94+2oxo2F7/7HZL6SI4kyC9OQY4hXX3Ustq0w9NrMf5sVlVSGWlR2oo7/gLE05+1D0JlXxU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1733995485; c=relaxed/simple; bh=vCwIhGCjXmjCA1Ma9uLFUEilpiYAlaITDHBCZV3B3xU=; h=From:Date:Subject:MIME-Version:Content-Type:Message-ID:References: In-Reply-To:To:CC; b=YMazuY86gFivVBSZCnoFpGSjc+8V6yWLz7xkd/h65EWMEBoWZSffdXsT3HQuL5jrGgf6DRcijjU4jkYQNCLIbWHnuEH8B5CDnB1A91jJA8OgEADGIYJ6cK7JRxbx54FEzO12M9z0ibTgDQd0liWkhseAbNiKrO5XRYxMP0QVPoY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=jHMnIMmy; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="jHMnIMmy" Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 4BC7qAXk032186; Thu, 12 Dec 2024 09:24:41 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to; s=qcppdkim1; bh= H5LtfJQ/X6iDOog7zMSQfkIHxNYMjH3TDsbDmW8i4gs=; b=jHMnIMmy3brPRvkH SKoEZGuTIaUzUJaRmbMFu+TMr2DT/xxeNp9NdOb+ivnOUGp/4Ba8RBrrpBE/0wCs vhIu+S51EkzrFBKnE87E23m2Nb7PzC/CIsn7KqmXHphOfYhFUcMJMUlaWtG9yAIP RVi4aqstYxWEJtsZFOu06sGU4If2xt3blbaGeFd+Glu+ospYrwAi6JSePunbiGf/ /+U8IaPTj/tuDcFORUkhuxVCdOKf1eJP2q+MYH7zqEC/1y/0OzhPTWgDKoQXi2/9 3CLQGhP0/MFpl2k82JVqExyZKwYX9OtwjHlFCu2sed0jilqT9rqQoQBTdMaUvFQ2 WmJ2LQ== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43f6tfbnju-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 12 Dec 2024 09:24:40 +0000 (GMT) Received: from nalasex01b.na.qualcomm.com (nalasex01b.na.qualcomm.com [10.47.209.197]) by NALASPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 4BC9OeTi031749 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 12 Dec 2024 09:24:40 GMT Received: from lijuang2-gv.ap.qualcomm.com (10.80.80.8) by nalasex01b.na.qualcomm.com (10.47.209.197) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 12 Dec 2024 01:24:34 -0800 From: Lijuan Gao Date: Thu, 12 Dec 2024 17:24:05 +0800 Subject: [PATCH 6/6] arm64: dts: qcom: correct gpio-ranges for QCS8300 Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-ID: <20241212-correct_gpio_ranges-v1-6-c5f20d61882f@quicinc.com> References: <20241212-correct_gpio_ranges-v1-0-c5f20d61882f@quicinc.com> In-Reply-To: <20241212-correct_gpio_ranges-v1-0-c5f20d61882f@quicinc.com> To: Bjorn Andersson , Linus Walleij , Rob Herring , "Krzysztof Kozlowski" , Conor Dooley , "Jingyi Wang" , Konrad Dybcio CC: , , , , , Krzysztof Kozlowski , Lijuan Gao X-Mailer: b4 0.15-dev-99b12 X-Developer-Signature: v=1; a=ed25519-sha256; t=1733995452; l=930; i=quic_lijuang@quicinc.com; s=20240827; h=from:subject:message-id; bh=vCwIhGCjXmjCA1Ma9uLFUEilpiYAlaITDHBCZV3B3xU=; b=w+W3WF3kQoLwjmYrXjKI7sLkJeHlHrk4L8f6KD8OKjfbHaV9uUUStyVrVouwmAzvhNOcoxPTx OdugC6s5BqjAbEbsFC4EIZLPLlHyElUNJ9sKUZqQ7eSbjloN5rCYd+O X-Developer-Key: i=quic_lijuang@quicinc.com; a=ed25519; pk=1zeM8FpQK/J1jSFHn8iXHeb3xt7F/3GvHv7ET2RNJxE= X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01b.na.qualcomm.com (10.47.209.197) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: DC4x-V6h9tQ5jBP2VdOtxJdGGvJ1rLiJ X-Proofpoint-ORIG-GUID: DC4x-V6h9tQ5jBP2VdOtxJdGGvJ1rLiJ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29 definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 suspectscore=0 mlxlogscore=470 malwarescore=0 spamscore=0 lowpriorityscore=0 impostorscore=0 adultscore=0 bulkscore=0 phishscore=0 priorityscore=1501 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2411120000 definitions=main-2412120065 The QCS8300 TLMM pin controller has GPIOs 0-132, it also has UFS_RESET pin for primary UFS memory reset, so correct the gpio-ranges for the UFS driver can toggle it. Fixes: 7be190e4bdd2 ("arm64: dts: qcom: add QCS8300 platform") Signed-off-by: Lijuan Gao --- arch/arm64/boot/dts/qcom/qcs8300.dtsi | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/qcs8300.dtsi b/arch/arm64/boot/dts/qcom/qcs8300.dtsi index 73abf2ef9c9f..07d6d3ff4365 100644 --- a/arch/arm64/boot/dts/qcom/qcs8300.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs8300.dtsi @@ -971,7 +971,7 @@ tlmm: pinctrl@f100000 { interrupts = ; gpio-controller; #gpio-cells = <2>; - gpio-ranges = <&tlmm 0 0 133>; + gpio-ranges = <&tlmm 0 0 134>; interrupt-controller; #interrupt-cells = <2>; wakeup-parent = <&pdc>;