From patchwork Wed Oct 9 04:21:08 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sunyeal Hong X-Patchwork-Id: 834452 Received: from mailout3.samsung.com (mailout3.samsung.com [203.254.224.33]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id AEBE014389F for ; Wed, 9 Oct 2024 04:21:21 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=203.254.224.33 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728447683; cv=none; b=YEU5ECTfZCEe+sm/YYILDVOsv1y28hoN0A/ag/Kn/+J5PyDyAnfE2jbHLOe60u1xkYyC34Ug18JDYTdbSdVxX+f29OWdlbjwTxJzWyZZUmZuU36dWioaTWtPxno0BxbQ8V0+YkhsfPXm97znbnVSizeqSamizXhxvYrIyY4A48w= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728447683; c=relaxed/simple; bh=fqwA2g4aKsjz94sRbNK5N6jNtL1FKGiAqAteAvxOxMM=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:MIME-Version: Content-Type:References; b=ltso9IJDvYvHF53N2u3p3aAet+QKz0JIOCyW1d+2YPtnbKM6T3LE86VUnCV10bwzUFyQXPGhX4CiKKAHLnOlBrOlQkboA2VDCvlYnoDodzWReCgqQT+4d09nRnLR106JH/Vj/QpC3lpAccwy0FhPwknMpHTuTrC1zbjzSnPQVjo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=samsung.com; spf=pass smtp.mailfrom=samsung.com; dkim=pass (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b=gSxoIEyC; arc=none smtp.client-ip=203.254.224.33 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=samsung.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=samsung.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b="gSxoIEyC" Received: from epcas2p4.samsung.com (unknown [182.195.41.56]) by mailout3.samsung.com (KnoxPortal) with ESMTP id 20241009042119epoutp031904224953ecadf6f3ffcf1e8b832a26~8rgHDFEos3236832368epoutp03i for ; Wed, 9 Oct 2024 04:21:19 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 mailout3.samsung.com 20241009042119epoutp031904224953ecadf6f3ffcf1e8b832a26~8rgHDFEos3236832368epoutp03i DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com; s=mail20170921; t=1728447679; bh=/OuEIFi/AcVYrT4CS0PcouNWLMfpYYvGMuwAw+hOJJA=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=gSxoIEyCSnYBkAl3P/U9CVOSAwMd+nM8F3ZU44tiN+2NL2vhpVzYi7SjD9vNimOvv F+AmxBQPB2o93XfnMvEkdor21lKJF3MX4pk2uf51By+jqOpZFfK/E3ZQyvlNLvL0Pt b9IzNxrOg49IhI6frZeKtoNCXlNNHrwfvfEw0PwQ= Received: from epsnrtp3.localdomain (unknown [182.195.42.164]) by epcas2p1.samsung.com (KnoxPortal) with ESMTP id 20241009042118epcas2p16b117307b16493755b60cadf650024a5~8rgGbmZl-2655126551epcas2p1B; Wed, 9 Oct 2024 04:21:18 +0000 (GMT) Received: from epsmges2p4.samsung.com (unknown [182.195.36.99]) by epsnrtp3.localdomain (Postfix) with ESMTP id 4XNfpQ3nFTz4x9Pt; Wed, 9 Oct 2024 04:21:18 +0000 (GMT) Received: from epcas2p4.samsung.com ( [182.195.41.56]) by epsmges2p4.samsung.com (Symantec Messaging Gateway) with SMTP id 78.FF.09811.EB406076; Wed, 9 Oct 2024 13:21:18 +0900 (KST) Received: from epsmtrp2.samsung.com (unknown [182.195.40.14]) by epcas2p3.samsung.com (KnoxPortal) with ESMTPA id 20241009042117epcas2p3fb2eea9d2618d36f6f9d6e0bb67a09f5~8rgFL8dnT2577225772epcas2p3T; Wed, 9 Oct 2024 04:21:17 +0000 (GMT) Received: from epsmgmcp1.samsung.com (unknown [182.195.42.82]) by epsmtrp2.samsung.com (KnoxPortal) with ESMTP id 20241009042117epsmtrp2badfc1db5521fed6113f9681354e6a83~8rgFLI8K42528425284epsmtrp2k; Wed, 9 Oct 2024 04:21:17 +0000 (GMT) X-AuditID: b6c32a48-84fb870000002653-7b-670604befaa1 Received: from epsmtip2.samsung.com ( [182.195.34.31]) by epsmgmcp1.samsung.com (Symantec Messaging Gateway) with SMTP id CC.F6.18937.DB406076; Wed, 9 Oct 2024 13:21:17 +0900 (KST) Received: from localhost.localdomain (unknown [10.229.9.60]) by epsmtip2.samsung.com (KnoxPortal) with ESMTPA id 20241009042117epsmtip2f0ba3dae5b86b0568f66fa8a9e93f087~8rgE_ugrC3142531425epsmtip2u; Wed, 9 Oct 2024 04:21:17 +0000 (GMT) From: Sunyeal Hong To: Krzysztof Kozlowski , Sylwester Nawrocki , Chanwoo Choi , Alim Akhtar , Michael Turquette , Stephen Boyd , Rob Herring , Conor Dooley Cc: linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Sunyeal Hong Subject: [PATCH v3 1/3] dt-bindings: clock: exynosautov920: add peric1, misc and hsi0/1 clock definitions Date: Wed, 9 Oct 2024 13:21:08 +0900 Message-ID: <20241009042110.2379903-2-sunyeal.hong@samsung.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20241009042110.2379903-1-sunyeal.hong@samsung.com> Precedence: bulk X-Mailing-List: linux-samsung-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFlrDJsWRmVeSWpSXmKPExsWy7bCmhe4+FrZ0g4svpS0ezNvGZrFm7zkm i+tfnrNazD9yjtXi/PkN7BabHl9jtfjYc4/V4vKuOWwWM87vY7K4eMrV4v+eHewWh9+0s1r8 u7aRxaJp2XomBz6P9zda2T02repk89i8pN6jb8sqRo/Pm+QCWKOybTJSE1NSixRS85LzUzLz 0m2VvIPjneNNzQwMdQ0tLcyVFPISc1NtlVx8AnTdMnOA7lRSKEvMKQUKBSQWFyvp29kU5ZeW pCpk5BeX2CqlFqTkFJgX6BUn5haX5qXr5aWWWBkaGBiZAhUmZGdceX6BpeCkUMWstodsDYxv +bsYOTkkBEwkzu5fwdjFyMUhJLCDUeLM1NVsEM4nRonJb68iODeWz2eGafm9ZhlUYiejxPUd j1kgnI+MEpvmXgCq4uBgE9CV+PPPASQuIrCHSWLL+SVMIA6zwFlGibtzFrCDjBIWyJbonnCQ DaSBRUBV4uyxaBCTV8BeYvaZJIhl8hLXHx9lArE5BRwkOuZdYQSxeQUEJU7OfMICYjMD1TRv nc0MMl5CYCqHxL2Ps9ggml0kul6vYoKwhSVeHd/CDmFLSXx+txeqJl9i8vW3TBDNDYwS1/51 Q71pL7HozE92kIOYBTQl1u/SBzElBJQljtyC2ssn0XH4LztEmFeio00IolFN4tOVy1BDZCSO nXgGZXtIzH/wlRXEFhKYzCjx6l7iBEaFWUi+mYXkm1kIexcwMq9iFEstKM5NTy02KjCBR3By fu4mRnCy1fLYwTj77Qe9Q4xMHIyHGCU4mJVEeHUXsqYL8aYkVlalFuXHF5XmpBYfYjQFhvRE ZinR5Hxgus8riTc0sTQwMTMzNDcyNTBXEue91zo3RUggPbEkNTs1tSC1CKaPiYNTqoGp6tD8 snz1rGkn5sTYv1z8KMn32/37O31DCjszr+bpGBYHf7Seu15UZW5GyOXTvocm3Fx25egBvhWr wrU3xDJVJl/Um8jTv3V3rc4x4+O3vvQtvutr5bHFoW5HpYmcQqM3m/Ebrl0/rvJuVDvYd/B8 UkN1F9NWlm0zFvz05//ac1FxM5/p4a/9kZ8s47sUAxZZvLfLWbK0/X9kQuQpZ4cZu57OPm75 gVHd5YtqbQ3780MPTm1UcQ3qjNnHksA6Q37a3XLJZJuJNufyK35aS6/6LdPwTf3KzycGLmcV GRelv2b+EMq1sMXnVtv1S/XvXG5HnTos/SdtfVvJbcunT2XNZLYlik+WXKDC2Xlp0hQ+JZbi jERDLeai4kQAgd73gD8EAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFnrELMWRmVeSWpSXmKPExsWy7bCSvO5eFrZ0g1sL5SwezNvGZrFm7zkm i+tfnrNazD9yjtXi/PkN7BabHl9jtfjYc4/V4vKuOWwWM87vY7K4eMrV4v+eHewWh9+0s1r8 u7aRxaJp2XomBz6P9zda2T02repk89i8pN6jb8sqRo/Pm+QCWKO4bFJSczLLUov07RK4Mq48 v8BScFKoYlbbQ7YGxrf8XYycHBICJhK/1yxj62Lk4hAS2M4o8WNeCztEQkZiY8N/KFtY4n7L EVaIoveMEiv6vgMlODjYBHQl/vxzAImLCBxikpj4+SkLiMMscJlR4tjdycwgRcICmRItC8VB TBYBVYmzx6JBTF4Be4nZZ5IgxstLXH98lAnE5hRwkOiYd4URxBYCKnnSMpUZxOYVEJQ4OfMJ C4jNDFTfvHU28wRGgVlIUrOQpBYwMq1iFE0tKM5Nz00uMNQrTswtLs1L10vOz93ECI4GraAd jMvW/9U7xMjEwXiIUYKDWUmEV3cha7oQb0piZVVqUX58UWlOavEhRmkOFiVxXuWczhQhgfTE ktTs1NSC1CKYLBMHp1QDU+l9rY7ZrzytTfoExBrkG/r0pB2bDeap1jPk3zz8fsXLtwduqzoZ cgT+OaRu5T738wxP+0SeAzeWvWC89ulrx9ZUsyfNb1ZtV9Z3Yzx203v5v39Rx17KHYrYzv8g VMZdLF3OZUf7Spe+14lRy67KH9q8V+B3zk3/27OiLTpCVRnUl+lMKDzE3eRwXjje9+Ru3SVX u6zWPmx/XxmccYXbp8z7i25S5oHNiUvn7TN7cHTvr6cnvPasOfA3PkZ2MkdmfX/Tj5r1Hsra s7p6dZqlHv5etimhP8brkk3uz8D/IRFdmuoPnH5ZhJTP3B5T3uL3da03k9aswAbXLhG5U06S C2P+iLccTd7t2FP47cg2JZbijERDLeai4kQAHt+AefUCAAA= X-CMS-MailID: 20241009042117epcas2p3fb2eea9d2618d36f6f9d6e0bb67a09f5 X-Msg-Generator: CA X-Sendblock-Type: AUTO_CONFIDENTIAL CMS-TYPE: 102P DLP-Filter: Pass X-CFilter-Loop: Reflected X-CMS-RootMailID: 20241009042117epcas2p3fb2eea9d2618d36f6f9d6e0bb67a09f5 References: <20241009042110.2379903-1-sunyeal.hong@samsung.com> Add peric1, misc and hsi0/1 clock definitions. - CMU_PERIC1 for USI, IC2 and I3C - CMU_MISC for MISC, GIC and OTP - HSI0 for PCIE - HSI1 for USB and MMC Signed-off-by: Sunyeal Hong Acked-by: Rob Herring (Arm) --- .../clock/samsung,exynosautov920.h | 47 +++++++++++++++++++ 1 file changed, 47 insertions(+) diff --git a/include/dt-bindings/clock/samsung,exynosautov920.h b/include/dt-bindings/clock/samsung,exynosautov920.h index c720f344b6bf..0c681f2ba3d0 100644 --- a/include/dt-bindings/clock/samsung,exynosautov920.h +++ b/include/dt-bindings/clock/samsung,exynosautov920.h @@ -160,6 +160,7 @@ #define DOUT_CLKCMU_SNW_NOC 144 #define DOUT_CLKCMU_SSP_NOC 145 #define DOUT_CLKCMU_TAA_NOC 146 +#define DOUT_TCXO_DIV2 147 /* CMU_PERIC0 */ #define CLK_MOUT_PERIC0_IP_USER 1 @@ -188,4 +189,50 @@ #define CLK_DOUT_PERIC0_USI_I2C 23 #define CLK_DOUT_PERIC0_I3C 24 +/* CMU_PERIC1 */ +#define CLK_MOUT_PERIC1_IP_USER 1 +#define CLK_MOUT_PERIC1_NOC_USER 2 +#define CLK_MOUT_PERIC1_USI09_USI 3 +#define CLK_MOUT_PERIC1_USI10_USI 4 +#define CLK_MOUT_PERIC1_USI11_USI 5 +#define CLK_MOUT_PERIC1_USI12_USI 6 +#define CLK_MOUT_PERIC1_USI13_USI 7 +#define CLK_MOUT_PERIC1_USI14_USI 8 +#define CLK_MOUT_PERIC1_USI15_USI 9 +#define CLK_MOUT_PERIC1_USI16_USI 10 +#define CLK_MOUT_PERIC1_USI17_USI 11 +#define CLK_MOUT_PERIC1_USI_I2C 12 +#define CLK_MOUT_PERIC1_I3C 13 + +#define CLK_DOUT_PERIC1_USI09_USI 14 +#define CLK_DOUT_PERIC1_USI10_USI 15 +#define CLK_DOUT_PERIC1_USI11_USI 16 +#define CLK_DOUT_PERIC1_USI12_USI 17 +#define CLK_DOUT_PERIC1_USI13_USI 18 +#define CLK_DOUT_PERIC1_USI14_USI 19 +#define CLK_DOUT_PERIC1_USI15_USI 20 +#define CLK_DOUT_PERIC1_USI16_USI 21 +#define CLK_DOUT_PERIC1_USI17_USI 22 +#define CLK_DOUT_PERIC1_USI_I2C 23 +#define CLK_DOUT_PERIC1_I3C 24 + +/* CMU_MISC */ +#define CLK_MOUT_MISC_NOC_USER 1 +#define CLK_MOUT_MISC_GIC 2 + +#define CLK_DOUT_MISC_OTP 3 +#define CLK_DOUT_MISC_NOCP 4 +#define CLK_DOUT_MISC_OSC_DIV2 5 + +/* CMU_HSI0 */ +#define CLK_MOUT_HSI0_NOC_USER 1 + +#define CLK_DOUT_HSI0_PCIE_APB 2 + +/* CMU_HSI1 */ +#define CLK_MOUT_HSI1_MMC_CARD_USER 1 +#define CLK_MOUT_HSI1_NOC_USER 2 +#define CLK_MOUT_HSI1_USBDRD_USER 3 +#define CLK_MOUT_HSI1_USBDRD 4 + #endif /* _DT_BINDINGS_CLOCK_EXYNOSAUTOV920_H */ From patchwork Wed Oct 9 04:21:09 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sunyeal Hong X-Patchwork-Id: 836564 Received: from mailout3.samsung.com (mailout3.samsung.com [203.254.224.33]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1A5B35464B for ; Wed, 9 Oct 2024 04:21:20 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=203.254.224.33 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728447683; cv=none; b=MwGOzYp0ZZg+DzWvg4kkF3/vwgcDIIrdh5VWWANII9H96nZkTv9TE5oZh0wa/ODAAtqV5xhhQpavcyAimhii7D3Tc4w8VP8E5OFwTR61fcNTMB3y+PUNnn2llomwFt6WYNhPRUaclLC5rx+agOiPiPHROwxPueJR/kCHEFfTgBM= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728447683; c=relaxed/simple; bh=dZZSBUVQpjK5HGU9YgpuKDZx/70cy+zLwCTXCP00mxI=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:MIME-Version: Content-Type:References; b=pM6jTj4N+xwpcI+w/4ZSgSikw4G7CGTBCGt48bEEZGWjIcBj5Vk7ll2lBJ0S68wctnWtgduARyvk6SE+YnGglFeZFCKWpiOb6/5wwxMBf9Z263J4fvROOOJ/u7jfL0Up7cealMe3RwzDHtYnb13JxXgFgysMAmOTfYQO9rJqbQE= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=samsung.com; spf=pass smtp.mailfrom=samsung.com; dkim=pass (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b=UpcRRdiu; arc=none smtp.client-ip=203.254.224.33 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=samsung.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=samsung.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b="UpcRRdiu" Received: from epcas2p2.samsung.com (unknown [182.195.41.54]) by mailout3.samsung.com (KnoxPortal) with ESMTP id 20241009042119epoutp03da37d94ccfcf6ecba27008bd0bb328bd~8rgGwmnor3231632316epoutp03k for ; Wed, 9 Oct 2024 04:21:19 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 mailout3.samsung.com 20241009042119epoutp03da37d94ccfcf6ecba27008bd0bb328bd~8rgGwmnor3231632316epoutp03k DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com; s=mail20170921; t=1728447679; bh=KZIanRU1x/tInM5i+Uiy72m5olWX1MijejRcfkOWrNk=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=UpcRRdiufFdxmmh5Yr3pdV5nereC8s0Cp6JhnSLYVT4YYMspHsh/8zgVlsER+IhaF FLIYMs6Hh1M5fJPAxvTA2qGqRIdcfyXxPoqf8GTEoNuIVJrMuuZArGP8pAnLL+Wirn AHPyrBfEldrvAezjMytuNJi449CPS2edOdAd9R1k= Received: from epsnrtp1.localdomain (unknown [182.195.42.162]) by epcas2p1.samsung.com (KnoxPortal) with ESMTP id 20241009042118epcas2p1b666b635eee4909ab2978e6e15c597e0~8rgGdhiNj2655126551epcas2p1E; Wed, 9 Oct 2024 04:21:18 +0000 (GMT) Received: from epsmges2p2.samsung.com (unknown [182.195.36.68]) by epsnrtp1.localdomain (Postfix) with ESMTP id 4XNfpQ2R50z4x9Pp; Wed, 9 Oct 2024 04:21:18 +0000 (GMT) Received: from epcas2p2.samsung.com ( [182.195.41.54]) by epsmges2p2.samsung.com (Symantec Messaging Gateway) with SMTP id AC.F1.09770.EB406076; Wed, 9 Oct 2024 13:21:18 +0900 (KST) Received: from epsmtrp1.samsung.com (unknown [182.195.40.13]) by epcas2p3.samsung.com (KnoxPortal) with ESMTPA id 20241009042117epcas2p3805b8b5f3a65ed1ee39d5244310b9581~8rgFVbh9G2577325773epcas2p3N; Wed, 9 Oct 2024 04:21:17 +0000 (GMT) Received: from epsmgmc1p1new.samsung.com (unknown [182.195.42.40]) by epsmtrp1.samsung.com (KnoxPortal) with ESMTP id 20241009042117epsmtrp14eda516c217ef110de83cf49e9d74ddf~8rgFUh_Ui1171011710epsmtrp1C; Wed, 9 Oct 2024 04:21:17 +0000 (GMT) X-AuditID: b6c32a46-00dfa7000000262a-e1-670604be0085 Received: from epsmtip2.samsung.com ( [182.195.34.31]) by epsmgmc1p1new.samsung.com (Symantec Messaging Gateway) with SMTP id 17.F8.07371.DB406076; Wed, 9 Oct 2024 13:21:17 +0900 (KST) Received: from localhost.localdomain (unknown [10.229.9.60]) by epsmtip2.samsung.com (KnoxPortal) with ESMTPA id 20241009042117epsmtip233e3e46b6453c1d31b73926ec64d5010~8rgFDRnqS3096030960epsmtip2O; Wed, 9 Oct 2024 04:21:17 +0000 (GMT) From: Sunyeal Hong To: Krzysztof Kozlowski , Sylwester Nawrocki , Chanwoo Choi , Alim Akhtar , Michael Turquette , Stephen Boyd , Rob Herring , Conor Dooley Cc: linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Sunyeal Hong Subject: [PATCH v3 2/3] clk: samsung: exynosautov920: add peric1, misc and hsi0/1 clock support Date: Wed, 9 Oct 2024 13:21:09 +0900 Message-ID: <20241009042110.2379903-3-sunyeal.hong@samsung.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20241009042110.2379903-1-sunyeal.hong@samsung.com> Precedence: bulk X-Mailing-List: linux-samsung-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFlrHJsWRmVeSWpSXmKPExsWy7bCmme4+FrZ0gy1f+SwezNvGZrFm7zkm i+tfnrNazD9yjtXi/PkN7BabHl9jtfjYc4/V4vKuOWwWM87vY7K4eMrV4v+eHewWh9+0s1r8 u7aRxaJp2XomBz6P9zda2T02repk89i8pN6jb8sqRo/Pm+QCWKOybTJSE1NSixRS85LzUzLz 0m2VvIPjneNNzQwMdQ0tLcyVFPISc1NtlVx8AnTdMnOA7lRSKEvMKQUKBSQWFyvp29kU5ZeW pCpk5BeX2CqlFqTkFJgX6BUn5haX5qXr5aWWWBkaGBiZAhUmZGfcWLGBrWBBXsXjiU2sDYwt CV2MnBwSAiYSG359Ze9i5OIQEtjBKNFy9gUzhPOJUeLjnkdQzjdGiU+z5rHDtDT+uMsEkdjL KPG65QyU85FR4vfDz4xdjBwcbAK6En/+OYDERQT2MElsOb8ErIhZ4CyjxN05C8BGCQskSpzY PIkJxGYRUJW4fr4VzOYVsJd4u/wRC8Q6eYnrj4+CxTkFHCQ65l1hhKgRlDg58wlYDTNQTfPW 2cwQ9TM5JHp+akLYLhLzZp9ghbCFJV4d3wL1gpTEy/42KDtfYvL1t2DHSQg0MEpc+9cNNche YtGZn+wg3zALaEqs36UPYkoIKEscuQW1lk+i4/Bfdogwr0RHmxBEo5rEpyuXoYbISBw78QzK 9pCYcGMDNKwnA8Pq0AXWCYwKs5B8MwvJN7MQFi9gZF7FKJZaUJybnlpsVGAEj+Lk/NxNjOCE q+W2g3HK2w96hxiZOBgPMUpwMCuJ8OouZE0X4k1JrKxKLcqPLyrNSS0+xGgKDOuJzFKiyfnA lJ9XEm9oYmlgYmZmaG5kamCuJM57r3VuipBAemJJanZqakFqEUwfEwenVAPTte/OxrsPxhn9 cbAvW33+fskflv/FRhnfnr5aqfD8+mbn783CFX9ZHTxb/r5eHyt7+nlQp9fHnZdaFd9/v/P+ 0Pxt13yVJskb6UY729Wv3ecj9mOG6efoHR8+Z6keejuB6TRLxu2Zd5iPqm593LN4/4FFxx9f 5Vg3w8dTsy05acHBjlil9mfXzxV0eVbbXdfyUVvb4b90moNx1rf1tV9WLp/drfD06OFJ9y4p 6voV/P+vPfvFgTV8ksr88b5OJtN0jigGTAiud0vlrXUx/uXw2ar2j8K233M3LS+Zf2lDNjtb c0PFjtI8T4OarXIlB650iws7Nzq+qBHfHGt66/Hrvklywl8shdgdRKa5Ha+7p8RSnJFoqMVc VJwIADpmkyNBBAAA X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFnrBLMWRmVeSWpSXmKPExsWy7bCSvO5eFrZ0gw87lC0ezNvGZrFm7zkm i+tfnrNazD9yjtXi/PkN7BabHl9jtfjYc4/V4vKuOWwWM87vY7K4eMrV4v+eHewWh9+0s1r8 u7aRxaJp2XomBz6P9zda2T02repk89i8pN6jb8sqRo/Pm+QCWKO4bFJSczLLUov07RK4Mm6s 2MBWsCCv4vHEJtYGxpaELkZODgkBE4nGH3eZQGwhgd2MEmv2K0PEZSQ2Nvxnh7CFJe63HGHt YuQCqnnPKPF3awdQgoODTUBX4s8/B5C4iMAhJomJn5+ygDjMApcZJY7dncwM0i0sEC/R9WsO C4jNIqAqcf18K9g2XgF7ibfLH7FAbJCXuP74KFicU8BBomPeFUaIi+wlnrRMZYaoF5Q4OfMJ WD0zUH3z1tnMExgFZiFJzUKSWsDItIpRMrWgODc9N9mwwDAvtVyvODG3uDQvXS85P3cTIzgy tDR2MN6b/0/vECMTB+MhRgkOZiURXt2FrOlCvCmJlVWpRfnxRaU5qcWHGKU5WJTEeQ1nzE4R EkhPLEnNTk0tSC2CyTJxcEo1MAla+vJN+fJk9pGtrFJ1tysmTl1fr3pzb+HHU5qb7vy1bku2 3xtqYnDaZh9farrY8lPbExwVUsS2ufI8LVH8w1HOEVW8//gCWRnv8w/MHZLyWGUc3Xn1J99l jtgma8iTczz+FPMG6W95F6ZUXo2TnCD3m8miN0Nkzacax2bpl4UfP97lC1m560vo4ZnPjt2y UJ3wUvGLneh5hmcHkk4qr2u5+CWwRlrcdoGvR/XFHe+5yxOrmirqipnbVvK7GOy5dHjvXL7I das5hfiW3VEsdAnNi/AIuvY0+cmqY7UbW/5IF646xLb39p99DJ6igsUX5l3wOeii9Vc79lNg zI3roU/al6hfrLm1WOpj3qk1CUosxRmJhlrMRcWJALTsc/X7AgAA X-CMS-MailID: 20241009042117epcas2p3805b8b5f3a65ed1ee39d5244310b9581 X-Msg-Generator: CA X-Sendblock-Type: AUTO_CONFIDENTIAL CMS-TYPE: 102P DLP-Filter: Pass X-CFilter-Loop: Reflected X-CMS-RootMailID: 20241009042117epcas2p3805b8b5f3a65ed1ee39d5244310b9581 References: <20241009042110.2379903-1-sunyeal.hong@samsung.com> Register compatible and cmu_info data to support clocks. CMU_PERIC1, this provides clocks for USI09 ~ USI17, USI_I2C and USI_I3C. CMU_MISC, this provides clocks for MISC, GIC and OTP. CMU_HSI0, this provides clocks for PCIE. CMU_HSI1, this provides clocks for USB and MMC. Signed-off-by: Sunyeal Hong --- drivers/clk/samsung/clk-exynosautov920.c | 289 +++++++++++++++++++++++ 1 file changed, 289 insertions(+) diff --git a/drivers/clk/samsung/clk-exynosautov920.c b/drivers/clk/samsung/clk-exynosautov920.c index f60f0a0c598d..2a8bfd5d9abc 100644 --- a/drivers/clk/samsung/clk-exynosautov920.c +++ b/drivers/clk/samsung/clk-exynosautov920.c @@ -19,6 +19,10 @@ /* NOTE: Must be equal to the last clock ID increased by one */ #define CLKS_NR_TOP (DOUT_CLKCMU_TAA_NOC + 1) #define CLKS_NR_PERIC0 (CLK_DOUT_PERIC0_I3C + 1) +#define CLKS_NR_PERIC1 (CLK_DOUT_PERIC1_I3C + 1) +#define CLKS_NR_MISC (CLK_DOUT_MISC_OSC_DIV2 + 1) +#define CLKS_NR_HSI0 (CLK_DOUT_HSI0_PCIE_APB + 1) +#define CLKS_NR_HSI1 (CLK_MOUT_HSI1_USBDRD + 1) /* ---- CMU_TOP ------------------------------------------------------------ */ @@ -974,6 +978,8 @@ static const struct samsung_fixed_factor_clock top_fixed_factor_clks[] __initcon "mout_shared5_pll", 1, 3, 0), FFACTOR(DOUT_SHARED5_DIV4, "dout_shared5_div4", "mout_shared5_pll", 1, 4, 0), + FFACTOR(DOUT_TCXO_DIV2, "dout_tcxo_div2", + "oscclk", 1, 2, 0), }; static const struct samsung_cmu_info top_cmu_info __initconst = { @@ -1139,6 +1145,277 @@ static const struct samsung_cmu_info peric0_cmu_info __initconst = { .clk_name = "noc", }; +/* ---- CMU_PERIC1 --------------------------------------------------------- */ + +/* Register Offset definitions for CMU_PERIC1 (0x10C00000) */ +#define PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER 0x600 +#define PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER 0x610 +#define CLK_CON_MUX_MUX_CLK_PERIC1_I3C 0x1000 +#define CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI 0x1004 +#define CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI 0x1008 +#define CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI 0x100c +#define CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI 0x1010 +#define CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI 0x1014 +#define CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI 0x1018 +#define CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI 0x101c +#define CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI 0x1020 +#define CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI 0x1024 +#define CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C 0x1028 +#define CLK_CON_DIV_DIV_CLK_PERIC1_I3C 0x1800 +#define CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI 0x1804 +#define CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI 0x1808 +#define CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI 0x180c +#define CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI 0x1810 +#define CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI 0x1814 +#define CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI 0x1818 +#define CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI 0x181c +#define CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI 0x1820 +#define CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI 0x1824 +#define CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C 0x1828 + +static const unsigned long peric1_clk_regs[] __initconst = { + PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER, + PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER, + CLK_CON_MUX_MUX_CLK_PERIC1_I3C, + CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI, + CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI, + CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI, + CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI, + CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI, + CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI, + CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI, + CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI, + CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI, + CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C, + CLK_CON_DIV_DIV_CLK_PERIC1_I3C, + CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI, + CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI, + CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI, + CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI, + CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI, + CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI, + CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI, + CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI, + CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI, + CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C, +}; + +/* List of parent clocks for Muxes in CMU_PERIC1 */ +PNAME(mout_peric1_ip_user_p) = { "oscclk", "dout_clkcmu_peric1_ip" }; +PNAME(mout_peric1_noc_user_p) = { "oscclk", "dout_clkcmu_peric1_noc" }; +PNAME(mout_peric1_usi_p) = { "oscclk", "mout_peric1_ip_user" }; + +static const struct samsung_mux_clock peric1_mux_clks[] __initconst = { + MUX(CLK_MOUT_PERIC1_IP_USER, "mout_peric1_ip_user", + mout_peric1_ip_user_p, PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER, 4, 1), + MUX(CLK_MOUT_PERIC1_NOC_USER, "mout_peric1_noc_user", + mout_peric1_noc_user_p, PLL_CON0_MUX_CLKCMU_PERIC1_NOC_USER, 4, 1), + /* USI09 ~ USI17 */ + MUX(CLK_MOUT_PERIC1_USI09_USI, "mout_peric1_usi09_usi", + mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI, 0, 1), + MUX(CLK_MOUT_PERIC1_USI10_USI, "mout_peric1_usi10_usi", + mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI, 0, 1), + MUX(CLK_MOUT_PERIC1_USI11_USI, "mout_peric1_usi11_usi", + mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI, 0, 1), + MUX(CLK_MOUT_PERIC1_USI12_USI, "mout_peric1_usi12_usi", + mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI12_USI, 0, 1), + MUX(CLK_MOUT_PERIC1_USI13_USI, "mout_peric1_usi13_usi", + mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI13_USI, 0, 1), + MUX(CLK_MOUT_PERIC1_USI14_USI, "mout_peric1_usi14_usi", + mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI14_USI, 0, 1), + MUX(CLK_MOUT_PERIC1_USI15_USI, "mout_peric1_usi15_usi", + mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI15_USI, 0, 1), + MUX(CLK_MOUT_PERIC1_USI16_USI, "mout_peric1_usi16_usi", + mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI16_USI, 0, 1), + MUX(CLK_MOUT_PERIC1_USI17_USI, "mout_peric1_usi17_usi", + mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI17_USI, 0, 1), + /* USI_I2C */ + MUX(CLK_MOUT_PERIC1_USI_I2C, "mout_peric1_usi_i2c", + mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C, 0, 1), + /* USI_I3C */ + MUX(CLK_MOUT_PERIC1_I3C, "mout_peric1_i3c", + mout_peric1_usi_p, CLK_CON_MUX_MUX_CLK_PERIC1_I3C, 0, 1), +}; + +static const struct samsung_div_clock peric1_div_clks[] __initconst = { + /* USI09 ~ USI17 */ + DIV(CLK_DOUT_PERIC1_USI09_USI, "dout_peric1_usi09_usi", + "mout_peric1_usi09_usi", CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI, + 0, 4), + DIV(CLK_DOUT_PERIC1_USI10_USI, "dout_peric1_usi10_usi", + "mout_peric1_usi10_usi", CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI, + 0, 4), + DIV(CLK_DOUT_PERIC1_USI11_USI, "dout_peric1_usi11_usi", + "mout_peric1_usi11_usi", CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI, + 0, 4), + DIV(CLK_DOUT_PERIC1_USI12_USI, "dout_peric1_usi12_usi", + "mout_peric1_usi12_usi", CLK_CON_DIV_DIV_CLK_PERIC1_USI12_USI, + 0, 4), + DIV(CLK_DOUT_PERIC1_USI13_USI, "dout_peric1_usi13_usi", + "mout_peric1_usi13_usi", CLK_CON_DIV_DIV_CLK_PERIC1_USI13_USI, + 0, 4), + DIV(CLK_DOUT_PERIC1_USI14_USI, "dout_peric1_usi14_usi", + "mout_peric1_usi14_usi", CLK_CON_DIV_DIV_CLK_PERIC1_USI14_USI, + 0, 4), + DIV(CLK_DOUT_PERIC1_USI15_USI, "dout_peric1_usi15_usi", + "mout_peric1_usi15_usi", CLK_CON_DIV_DIV_CLK_PERIC1_USI15_USI, + 0, 4), + DIV(CLK_DOUT_PERIC1_USI16_USI, "dout_peric1_usi16_usi", + "mout_peric1_usi16_usi", CLK_CON_DIV_DIV_CLK_PERIC1_USI16_USI, + 0, 4), + DIV(CLK_DOUT_PERIC1_USI17_USI, "dout_peric1_usi17_usi", + "mout_peric1_usi17_usi", CLK_CON_DIV_DIV_CLK_PERIC1_USI17_USI, + 0, 4), + /* USI_I2C */ + DIV(CLK_DOUT_PERIC1_USI_I2C, "dout_peric1_usi_i2c", + "mout_peric1_usi_i2c", CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C, 0, 4), + /* USI_I3C */ + DIV(CLK_DOUT_PERIC1_I3C, "dout_peric1_i3c", + "mout_peric1_i3c", CLK_CON_DIV_DIV_CLK_PERIC1_I3C, 0, 4), +}; + +static const struct samsung_cmu_info peric1_cmu_info __initconst = { + .mux_clks = peric1_mux_clks, + .nr_mux_clks = ARRAY_SIZE(peric1_mux_clks), + .div_clks = peric1_div_clks, + .nr_div_clks = ARRAY_SIZE(peric1_div_clks), + .nr_clk_ids = CLKS_NR_PERIC1, + .clk_regs = peric1_clk_regs, + .nr_clk_regs = ARRAY_SIZE(peric1_clk_regs), + .clk_name = "noc", +}; + +/* ---- CMU_MISC --------------------------------------------------------- */ + +/* Register Offset definitions for CMU_MISC (0x10020000) */ +#define PLL_CON0_MUX_CLKCMU_MISC_NOC_USER 0x600 +#define CLK_CON_MUX_MUX_CLK_MISC_GIC 0x1000 +#define CLK_CON_DIV_CLKCMU_OTP 0x1800 +#define CLK_CON_DIV_DIV_CLK_MISC_NOCP 0x1804 +#define CLK_CON_DIV_DIV_CLK_MISC_OSC_DIV2 0x1808 + +static const unsigned long misc_clk_regs[] __initconst = { + PLL_CON0_MUX_CLKCMU_MISC_NOC_USER, + CLK_CON_MUX_MUX_CLK_MISC_GIC, + CLK_CON_DIV_CLKCMU_OTP, + CLK_CON_DIV_DIV_CLK_MISC_NOCP, + CLK_CON_DIV_DIV_CLK_MISC_OSC_DIV2, +}; + +/* List of parent clocks for Muxes in CMU_MISC */ +PNAME(mout_misc_noc_user_p) = { "oscclk", "dout_clkcmu_misc_noc" }; +PNAME(mout_misc_gic_p) = { "dout_misc_nocp", "oscclk" }; + +static const struct samsung_mux_clock misc_mux_clks[] __initconst = { + MUX(CLK_MOUT_MISC_NOC_USER, "mout_misc_noc_user", + mout_misc_noc_user_p, PLL_CON0_MUX_CLKCMU_MISC_NOC_USER, 4, 1), + MUX(CLK_MOUT_MISC_GIC, "mout_misc_gic", + mout_misc_gic_p, CLK_CON_MUX_MUX_CLK_MISC_GIC, 0, 1), +}; + +static const struct samsung_div_clock misc_div_clks[] __initconst = { + DIV(CLK_DOUT_MISC_NOCP, "dout_misc_nocp", + "mout_misc_noc_user", CLK_CON_DIV_DIV_CLK_MISC_NOCP, + 0, 3), +}; + +static const struct samsung_fixed_factor_clock misc_fixed_factor_clks[] __initconst = { + FFACTOR(CLK_DOUT_MISC_OTP, "dout_misc_otp", + "oscclk", 1, 10, 0), + FFACTOR(CLK_DOUT_MISC_OSC_DIV2, "dout_misc_osc_div2", + "oscclk", 1, 2, 0), +}; + +static const struct samsung_cmu_info misc_cmu_info __initconst = { + .mux_clks = misc_mux_clks, + .nr_mux_clks = ARRAY_SIZE(misc_mux_clks), + .div_clks = misc_div_clks, + .nr_div_clks = ARRAY_SIZE(misc_div_clks), + .fixed_factor_clks = misc_fixed_factor_clks, + .nr_fixed_factor_clks = ARRAY_SIZE(misc_fixed_factor_clks), + .nr_clk_ids = CLKS_NR_MISC, + .clk_regs = misc_clk_regs, + .nr_clk_regs = ARRAY_SIZE(misc_clk_regs), + .clk_name = "noc", +}; + +/* ---- CMU_HSI0 --------------------------------------------------------- */ + +/* Register Offset definitions for CMU_HSI0 (0x16000000) */ +#define PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER 0x600 +#define CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB 0x1800 + +static const unsigned long hsi0_clk_regs[] __initconst = { + PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER, + CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB, +}; + +/* List of parent clocks for Muxes in CMU_HSI0 */ +PNAME(mout_hsi0_noc_user_p) = { "oscclk", "dout_clkcmu_hsi0_noc" }; + +static const struct samsung_mux_clock hsi0_mux_clks[] __initconst = { + MUX(CLK_MOUT_HSI0_NOC_USER, "mout_hsi0_noc_user", + mout_hsi0_noc_user_p, PLL_CON0_MUX_CLKCMU_HSI0_NOC_USER, 4, 1), +}; + +static const struct samsung_div_clock hsi0_div_clks[] __initconst = { + DIV(CLK_DOUT_HSI0_PCIE_APB, "dout_hsi0_pcie_apb", + "mout_hsi0_noc_user", CLK_CON_DIV_DIV_CLK_HSI0_PCIE_APB, + 0, 4), +}; + +static const struct samsung_cmu_info hsi0_cmu_info __initconst = { + .mux_clks = hsi0_mux_clks, + .nr_mux_clks = ARRAY_SIZE(hsi0_mux_clks), + .div_clks = hsi0_div_clks, + .nr_div_clks = ARRAY_SIZE(hsi0_div_clks), + .nr_clk_ids = CLKS_NR_HSI0, + .clk_regs = hsi0_clk_regs, + .nr_clk_regs = ARRAY_SIZE(hsi0_clk_regs), + .clk_name = "noc", +}; + +/* ---- CMU_HSI1 --------------------------------------------------------- */ + +/* Register Offset definitions for CMU_HSI1 (0x16400000) */ +#define PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER 0x600 +#define PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER 0x610 +#define PLL_CON0_MUX_CLKCMU_HSI1_USBDRD_USER 0x620 +#define CLK_CON_MUX_MUX_CLK_HSI1_USBDRD 0x1000 + +static const unsigned long hsi1_clk_regs[] __initconst = { + PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER, + PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER, + PLL_CON0_MUX_CLKCMU_HSI1_USBDRD_USER, + CLK_CON_MUX_MUX_CLK_HSI1_USBDRD, +}; + +/* List of parent clocks for Muxes in CMU_HSI1 */ +PNAME(mout_hsi1_mmc_card_user_p) = {"oscclk", "dout_clkcmu_hsi1_mmc_card"}; +PNAME(mout_hsi1_noc_user_p) = { "oscclk", "dout_clkcmu_hsi1_noc" }; +PNAME(mout_hsi1_usbdrd_user_p) = { "oscclk", "mout_clkcmu_hsi1_usbdrd" }; +PNAME(mout_hsi1_usbdrd_p) = { "dout_tcxo_div2", "mout_hsi1_usbdrd_user" }; + +static const struct samsung_mux_clock hsi1_mux_clks[] __initconst = { + MUX(CLK_MOUT_HSI1_MMC_CARD_USER, "mout_hsi1_mmc_card_user", + mout_hsi1_mmc_card_user_p, PLL_CON0_MUX_CLKCMU_HSI1_MMC_CARD_USER, 4, 1), + MUX(CLK_MOUT_HSI1_NOC_USER, "mout_hsi1_noc_user", + mout_hsi1_noc_user_p, PLL_CON0_MUX_CLKCMU_HSI1_NOC_USER, 4, 1), + MUX(CLK_MOUT_HSI1_USBDRD_USER, "mout_hsi1_usbdrd_user", + mout_hsi1_usbdrd_user_p, PLL_CON0_MUX_CLKCMU_HSI1_USBDRD_USER, 4, 1), + MUX(CLK_MOUT_HSI1_USBDRD, "mout_hsi1_usbdrd", + mout_hsi1_usbdrd_p, CLK_CON_MUX_MUX_CLK_HSI1_USBDRD, 4, 1), +}; + +static const struct samsung_cmu_info hsi1_cmu_info __initconst = { + .mux_clks = hsi1_mux_clks, + .nr_mux_clks = ARRAY_SIZE(hsi1_mux_clks), + .nr_clk_ids = CLKS_NR_HSI1, + .clk_regs = hsi1_clk_regs, + .nr_clk_regs = ARRAY_SIZE(hsi1_clk_regs), + .clk_name = "noc", +}; + static int __init exynosautov920_cmu_probe(struct platform_device *pdev) { const struct samsung_cmu_info *info; @@ -1154,6 +1431,18 @@ static const struct of_device_id exynosautov920_cmu_of_match[] = { { .compatible = "samsung,exynosautov920-cmu-peric0", .data = &peric0_cmu_info, + }, { + .compatible = "samsung,exynosautov920-cmu-peric1", + .data = &peric1_cmu_info, + }, { + .compatible = "samsung,exynosautov920-cmu-misc", + .data = &misc_cmu_info, + }, { + .compatible = "samsung,exynosautov920-cmu-hsi0", + .data = &hsi0_cmu_info, + }, { + .compatible = "samsung,exynosautov920-cmu-hsi1", + .data = &hsi1_cmu_info, }, { } }; From patchwork Wed Oct 9 04:21:10 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sunyeal Hong X-Patchwork-Id: 834451 Received: from mailout4.samsung.com (mailout4.samsung.com [203.254.224.34]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 827F255E53 for ; Wed, 9 Oct 2024 04:21:27 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=203.254.224.34 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728447689; cv=none; b=RNzIa/MSvGuMNEfkCCRdzVsVFm7V++XC98tuA0+BuTEHMMJ52svXIUXO1nVnnU6E/wpohJXdlCirp1fNVq1syfDqH4xeI9WxUA1cZb1H6EcZnIyOEIEO1+rkCcfK6ujiuTRLHb7dK15pzFgXe3jRnEWb2LABjL2J5D0/+Vv9chA= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1728447689; c=relaxed/simple; bh=WRqjubW+I7cN3Hd71LqTLIqW6XSd4ucEaJXbUbMu5Ro=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:MIME-Version: Content-Type:References; b=FSLm8SdNiTIUoleuIuvOSOJPXEk4v+w+SWPE1Mql/5B70NUTH8xTSOOd80xjABuHxWJ2MrP81gqgBcASl4GY+yewf0FoZL+raus18AEIHGBZ56QoKoT5Eo0Q9P8FNRRj0NRpMIqOHtepZmbuczG1U1fceP/x110QLcgfjCYMeVo= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=samsung.com; spf=pass smtp.mailfrom=samsung.com; dkim=pass (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b=dwSpkauk; arc=none smtp.client-ip=203.254.224.34 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=samsung.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=samsung.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=samsung.com header.i=@samsung.com header.b="dwSpkauk" Received: from epcas2p3.samsung.com (unknown [182.195.41.55]) by mailout4.samsung.com (KnoxPortal) with ESMTP id 20241009042119epoutp047e6f7d9fe4a3afa62612739356f17834~8rgG-IZnS3091430914epoutp04e for ; Wed, 9 Oct 2024 04:21:19 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 mailout4.samsung.com 20241009042119epoutp047e6f7d9fe4a3afa62612739356f17834~8rgG-IZnS3091430914epoutp04e DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com; s=mail20170921; t=1728447679; bh=ssRExWKD5A07LgoUhNw/tWVunYPb56F3kIxoBfoq3pA=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=dwSpkaukive1T+Nb+5SU/VgnzbCwhieZORLdDsCW65oo5DBorCzHiAmVKyBYx97ZD 1DCybyMMt2yveV+93hX6qnH6vDsP8/+7g6isCTvYwDo7NUCuI4pDZDzvr60xJ62YSI Rys0Po4gBs4HtJIwmDmiDLMTyYqRBTccUGfX/5CU= Received: from epsnrtp3.localdomain (unknown [182.195.42.164]) by epcas2p4.samsung.com (KnoxPortal) with ESMTP id 20241009042118epcas2p42e337425aa1a66fe1b959cfb250378ac~8rgGdOr6w0752207522epcas2p4M; Wed, 9 Oct 2024 04:21:18 +0000 (GMT) Received: from epsmges2p1.samsung.com (unknown [182.195.36.97]) by epsnrtp3.localdomain (Postfix) with ESMTP id 4XNfpQ2ZlXz4x9Pr; Wed, 9 Oct 2024 04:21:18 +0000 (GMT) Received: from epcas2p3.samsung.com ( [182.195.41.55]) by epsmges2p1.samsung.com (Symantec Messaging Gateway) with SMTP id 02.9D.09396.EB406076; Wed, 9 Oct 2024 13:21:18 +0900 (KST) Received: from epsmtrp2.samsung.com (unknown [182.195.40.14]) by epcas2p2.samsung.com (KnoxPortal) with ESMTPA id 20241009042117epcas2p2335311cae816f9c92b15fcd28b56e413~8rgFX6kga2939729397epcas2p2P; Wed, 9 Oct 2024 04:21:17 +0000 (GMT) Received: from epsmgmcp1.samsung.com (unknown [182.195.42.82]) by epsmtrp2.samsung.com (KnoxPortal) with ESMTP id 20241009042117epsmtrp2a182521d8308f8cc26da4f0b261b6800~8rgFXPCNI2533825338epsmtrp2C; Wed, 9 Oct 2024 04:21:17 +0000 (GMT) X-AuditID: b6c32a45-6c5b7700000024b4-11-670604be74bf Received: from epsmtip2.samsung.com ( [182.195.34.31]) by epsmgmcp1.samsung.com (Symantec Messaging Gateway) with SMTP id BD.F6.18937.DB406076; Wed, 9 Oct 2024 13:21:17 +0900 (KST) Received: from localhost.localdomain (unknown [10.229.9.60]) by epsmtip2.samsung.com (KnoxPortal) with ESMTPA id 20241009042117epsmtip273c9ff915779c75f9bfb374324b94384~8rgFIlopM3166031660epsmtip2S; Wed, 9 Oct 2024 04:21:17 +0000 (GMT) From: Sunyeal Hong To: Krzysztof Kozlowski , Sylwester Nawrocki , Chanwoo Choi , Alim Akhtar , Michael Turquette , Stephen Boyd , Rob Herring , Conor Dooley Cc: linux-samsung-soc@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Sunyeal Hong Subject: [PATCH v3 3/3] arm64: dts: exynosautov920: add peric1, misc and hsi0/1 clock DT nodes Date: Wed, 9 Oct 2024 13:21:10 +0900 Message-ID: <20241009042110.2379903-4-sunyeal.hong@samsung.com> X-Mailer: git-send-email 2.46.0 In-Reply-To: <20241009042110.2379903-1-sunyeal.hong@samsung.com> Precedence: bulk X-Mailing-List: linux-samsung-soc@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFlrPJsWRmVeSWpSXmKPExsWy7bCmue4+FrZ0g/9PuS0ezNvGZrFm7zkm i+tfnrNazD9yjtXi/PkN7BabHl9jtfjYc4/V4vKuOWwWM87vY7K4eMrV4v+eHewWh9+0s1r8 u7aRxaJp2XomBz6P9zda2T02repk89i8pN6jb8sqRo/Pm+QCWKOybTJSE1NSixRS85LzUzLz 0m2VvIPjneNNzQwMdQ0tLcyVFPISc1NtlVx8AnTdMnOA7lRSKEvMKQUKBSQWFyvp29kU5ZeW pCpk5BeX2CqlFqTkFJgX6BUn5haX5qXr5aWWWBkaGBiZAhUmZGdM+ficseCsaMWcQ3dYGhhf CXQxcnJICJhILH2+gqWLkYtDSGAHo0TDtA1MEM4nRoklM3eywjmflv1hh2k50d8FVbWTUaJ7 2SpGCOcjo8Ty7R/Zuhg5ONgEdCX+/HMAiYsI7GGS2HJ+CVgHs8BZRom7cxaAjRIWSJA4MG89 C4jNIqAqMXvSZDYQm1fAXqJ17XYWiHXyEtcfH2UCsTkFHCQ65l1hhKgRlDg58wlYDTNQTfPW 2cwgCyQEpnJIrDv/E+pWF4ndHzsZIWxhiVfHt0DFpSQ+v9vLBmHnS0y+/pYJormBUeLav25m iIS9xKIzIIM4gDZoSqzfpQ9iSggoSxy5BbWXT6Lj8F92iDCvREebEESjmsSnK5ehhshIHDvx DMr2kDi7bTY0SCczSnQ8OMc8gVFhFpJ3ZiF5ZxbC4gWMzKsYxVILinPTU4uNCgzhcZycn7uJ EZxytVx3ME5++0HvECMTB+MhRgkOZiURXt2FrOlCvCmJlVWpRfnxRaU5qcWHGE2BgT2RWUo0 OR+Y9PNK4g1NLA1MzMwMzY1MDcyVxHnvtc5NERJITyxJzU5NLUgtgulj4uCUamCaL/29pDVd fflizrYYnrMHNFr7c9ZOOhWV5tP5/2z9rlC2DYX66rdO7rH3+hQ149Vqd/VQ5o4/uq/SDfIf RPM/YJ/xVLzXYAPb1q2Tl+SdiJ32bF7A3BWcq6vypopcF+N8yF6cMTkhVYt5apD9yZ6ZP2KP 7llusOuoxo+zSw8cd/kz7VUxv/qjWXKbvjYfD5mvIW36cvvUr7x9nyxYJbnevv2XtPxNMv8L Z+aQhVrrV9wJWuDY1R2Qtpbz1ZtCOd1l1yMfr7HM8D4l0e/88GVe/dO3W/5skjy20E710NaX Z9Wj899Pq/uVfIbXvu6uft6Reo2cZJ5JoYY+fI6uRtN7vBkWTjwZm3ND/OX1a8dllViKMxIN tZiLihMBuq9xnkIEAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFnrCLMWRmVeSWpSXmKPExsWy7bCSvO5eFrZ0gy0zNCwezNvGZrFm7zkm i+tfnrNazD9yjtXi/PkN7BabHl9jtfjYc4/V4vKuOWwWM87vY7K4eMrV4v+eHewWh9+0s1r8 u7aRxaJp2XomBz6P9zda2T02repk89i8pN6jb8sqRo/Pm+QCWKO4bFJSczLLUov07RK4MqZ8 fM5YcFa0Ys6hOywNjK8Euhg5OSQETCRO9HcxdTFycQgJbGeUeHJ1IwtEQkZiY8N/dghbWOJ+ yxFWiKL3jBIvHzUDORwcbAK6En/+OYDERQQOMUlM/PyUBcRhFrjMKHHs7mRmkCJhgTiJtQuL QAaxCKhKzJ40mQ3E5hWwl2hdux1qmbzE9cdHmUBsTgEHiY55VxhBbCGgmictU5kh6gUlTs58 AlbPDFTfvHU28wRGgVlIUrOQpBYwMq1iFE0tKM5Nz00uMNQrTswtLs1L10vOz93ECI4IraAd jMvW/9U7xMjEwXiIUYKDWUmEV3cha7oQb0piZVVqUX58UWlOavEhRmkOFiVxXuWczhQhgfTE ktTs1NSC1CKYLBMHp1QDk87LzpCygIWFU59FtJbHXBCW3XjQK8EsqLoxfsniq12r5TgEKm6v cM+WnfHr1uUZGuLpubKLPRy+mpqJSzw/59qUspbRckXxgRsZkUkVL4Q3L36wKX7r+WsyMUm1 CQdm7F3jGfj9A8+uRw07mkMs1gZH5sTKpJeUn3txretBVUUKz8wNPzambCs4sLzyZfeeAl6e 9RF28c2Wf5Z0PwnlXLpQ83ruxlWbr62Za3Mr0yxWeG619bEmroPnHpTf/fyc898vdfP1/Yes tA9yPPhY49iYoxd3erb3dz3vxZemLdt2z36ZSsWDfqUTNxTvqUkcN5TZIdejHK3SrLxiymrl 01E/n1lJFQrs4Iy4vvTpBiWW4oxEQy3mouJEAJR+xrT3AgAA X-CMS-MailID: 20241009042117epcas2p2335311cae816f9c92b15fcd28b56e413 X-Msg-Generator: CA X-Sendblock-Type: AUTO_CONFIDENTIAL CMS-TYPE: 102P DLP-Filter: Pass X-CFilter-Loop: Reflected X-CMS-RootMailID: 20241009042117epcas2p2335311cae816f9c92b15fcd28b56e413 References: <20241009042110.2379903-1-sunyeal.hong@samsung.com> Add cmu_peric1 for USI, I2C and I3C clocks respectively. Add cmu_misc for MISC, GIC and OTP clocks respectively. Add cmu_hsi0 for PCIE clocks respectively. Add cmu_hsi1 for USB and MMC clocks respectively. Signed-off-by: Sunyeal Hong --- .../arm64/boot/dts/exynos/exynosautov920.dtsi | 50 +++++++++++++++++++ 1 file changed, 50 insertions(+) diff --git a/arch/arm64/boot/dts/exynos/exynosautov920.dtsi b/arch/arm64/boot/dts/exynos/exynosautov920.dtsi index 91882b37fdb3..c759134c909e 100644 --- a/arch/arm64/boot/dts/exynos/exynosautov920.dtsi +++ b/arch/arm64/boot/dts/exynos/exynosautov920.dtsi @@ -172,6 +172,17 @@ chipid@10000000 { reg = <0x10000000 0x24>; }; + cmu_misc: clock-controller@10020000 { + compatible = "samsung,exynosautov920-cmu-misc"; + reg = <0x10020000 0x8000>; + #clock-cells = <1>; + + clocks = <&xtcxo>, + <&cmu_top DOUT_CLKCMU_MISC_NOC>; + clock-names = "oscclk", + "noc"; + }; + gic: interrupt-controller@10400000 { compatible = "arm,gic-v3"; #interrupt-cells = <3>; @@ -247,6 +258,19 @@ pwm: pwm@109b0000 { status = "disabled"; }; + cmu_peric1: clock-controller@10c00000 { + compatible = "samsung,exynosautov920-cmu-peric1"; + reg = <0x10c00000 0x8000>; + #clock-cells = <1>; + + clocks = <&xtcxo>, + <&cmu_top DOUT_CLKCMU_PERIC1_NOC>, + <&cmu_top DOUT_CLKCMU_PERIC1_IP>; + clock-names = "oscclk", + "noc", + "ip"; + }; + syscon_peric1: syscon@10c20000 { compatible = "samsung,exynosautov920-peric1-sysreg", "syscon"; @@ -283,12 +307,38 @@ pmu_system_controller: system-controller@11860000 { reg = <0x11860000 0x10000>; }; + cmu_hsi0: clock-controller@16000000 { + compatible = "samsung,exynosautov920-cmu-hsi0"; + reg = <0x16000000 0x8000>; + #clock-cells = <1>; + + clocks = <&xtcxo>, + <&cmu_top DOUT_CLKCMU_HSI0_NOC>; + clock-names = "oscclk", + "noc"; + }; + pinctrl_hsi0: pinctrl@16040000 { compatible = "samsung,exynosautov920-pinctrl"; reg = <0x16040000 0x10000>; interrupts = ; }; + cmu_hsi1: clock-controller@16400000 { + compatible = "samsung,exynosautov920-cmu-hsi1"; + reg = <0x16400000 0x8000>; + #clock-cells = <1>; + + clocks = <&xtcxo>, + <&cmu_top DOUT_CLKCMU_HSI1_NOC>, + <&cmu_top DOUT_CLKCMU_HSI1_USBDRD>, + <&cmu_top DOUT_CLKCMU_HSI1_MMC_CARD>; + clock-names = "oscclk", + "noc", + "usbdrd", + "mmc_card"; + }; + pinctrl_hsi1: pinctrl@16450000 { compatible = "samsung,exynosautov920-pinctrl"; reg = <0x16450000 0x10000>;