From patchwork Sat Nov 9 02:42:34 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 179009 Delivered-To: patch@linaro.org Received: by 2002:a92:38d5:0:0:0:0:0 with SMTP id g82csp3620358ilf; Fri, 8 Nov 2019 18:42:44 -0800 (PST) X-Google-Smtp-Source: APXvYqxy2/MDKjX6hg0e3sLxngATSxQ5n004nXPwR8uvGkzamBrA2VzAMvBHdQCa6CgouInZUjBv X-Received: by 2002:a17:906:c44f:: with SMTP id ck15mr12000153ejb.7.1573267364858; Fri, 08 Nov 2019 18:42:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1573267364; cv=none; d=google.com; s=arc-20160816; b=pZZq0FquJJRqhJu8wn6Lpg3mw4BdOp86NxJFS2P1oNgRqX9930et+yFB97FpuZk1Y0 lSJI0CiDrCSEHkI4X2/lLIHprtgq9/4wf4nBxrJfLnQOiz/J1k2VrSuLZA+jaH518wPD wIn0UY+LrIYHxR/aEzvL+hSyFR1A39R73Qfr6J5QO3yyrErf8zudmcwiFV2tMQfDwWJS UARLqDpyBRU96Q+mUEG/0DVV5KdQzHirimrWuRLyV6BXkTMoUE07g5VcPnlG/JjlWqYK J3HSr8NFXZ0p53VyR+TLhxsiQajO6ESRRtOglKgeYhs+4Z6/Ga8mzvGY20vy7CVqtCE1 GuDg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=Z3aOUzy6rUzyL+A22ql+voMdR9JLNJalZQcTYr1824w=; b=sivlOj6e2nw1WflF1m1CcLLYmseGN4x45/1p7u6cgcuvXnHs9gqYdhY2F4lE8HnaSp 26erCORUPFVtosbb87LVhu6YwITLWQtZ6w7Ba8rUVxA8U6OTuboN0OglayBBtlDsG/zi GXbBu+KKUEntBwwbGw7KdeITShqxyi53s/+Jy1cWW4dmE3v6YXqG0xMvp7AhGP558x+1 nawG5ngxB22l/eG+U4gFBDrKzCtzSsbu9iLulvMKRTpUOks+wPPeKAm0Zw9wm3TCTcuY cG/6AzPYQ52t+TD16rA1EOfwAzxM4SMQg2oS6eCLoX2JGS6xUOVJqxiPpI18mAm6DaI2 28WQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=NRtazlfi; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e22si6426863ede.163.2019.11.08.18.42.44; Fri, 08 Nov 2019 18:42:44 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=NRtazlfi; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726405AbfKICmj (ORCPT + 26 others); Fri, 8 Nov 2019 21:42:39 -0500 Received: from mail-pf1-f193.google.com ([209.85.210.193]:34010 "EHLO mail-pf1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725990AbfKICmj (ORCPT ); Fri, 8 Nov 2019 21:42:39 -0500 Received: by mail-pf1-f193.google.com with SMTP id n13so6406402pff.1 for ; Fri, 08 Nov 2019 18:42:39 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=Z3aOUzy6rUzyL+A22ql+voMdR9JLNJalZQcTYr1824w=; b=NRtazlfidpLzrbXKDkCOE6NaO6GOLX5Lh6Mm7Pvv32Q3hQv5PMbZLh7Ac92oDhosFR /1zBLFNCf7wGnzAQyXp/pqUR/AikPgmQKcIPZVSGbHhAjK+UDMKln89bNSQVS85ACJJE ikbdmKqeIuQvukcaxMNkKR9ZU8ZRzZeoxkmvGNv/ubqJNkAPnjUUWwNe91owFiC/OzSO hmSQwuKmmDzAekKCN3hKX4nzPlBPlzydDEr9FeFQtpqj+mVR5hOVCaY3fxzLKbfuUaz9 fFqsVOa1BH65aTRWqQwStHrv5OsMNXXlVRCaJ+Z/+azMJmnFR9VWisr6AX+uJEn57jtN Gyvw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=Z3aOUzy6rUzyL+A22ql+voMdR9JLNJalZQcTYr1824w=; b=g3i0tumJuLYO0rdCojm3U8Eh1OpFVuVywbNaZbWV2uOqPBHFfgTMfsBuodTyp7hAm2 +PLS97If+9IICUVAWcvbepO0PD1T7fhMMn4BPZD6u62wWz7JfQNgtWa1jvE2fBDRUWSL bODqx49uyf04ELLE0rD5TnP3h8Vm/t4ztkMozGkVgc2iICCesS3vnAXEOacRZiGI9A0/ VVkiWtXjtbmw6g+UEqJpvoO/Q7AD+0wxDzxj+1+VTDZ3KpTIfDN6Q4SvnLH2q/6bkeR3 bVdDFclMwX2NYyM6A3nVVOhxsPbSQe/FtGEriFb0AXnS7Ucf3VVSYHa0K7Znv2iG2DhJ MOKw== X-Gm-Message-State: APjAAAXM9bXU4CJ/kmnZloFY31yPzdsDETan4bvjpnrmZQ0UgioJ/Tbh IWgzV1/0OVq3GdTVyQKIkjk/xQ== X-Received: by 2002:a63:e249:: with SMTP id y9mr15582281pgj.383.1573267358334; Fri, 08 Nov 2019 18:42:38 -0800 (PST) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id u20sm8436966pgo.50.2019.11.08.18.42.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 08 Nov 2019 18:42:37 -0800 (PST) From: Bjorn Andersson To: Bjorn Andersson , agross@kernel.org Cc: Catalin Marinas , Will Deacon , Shawn Guo , Olof Johansson , Maxime Ripard , Vinod Koul , Anson Huang , Leonard Crestez , Jagan Teki , Dinh Nguyen , Marcin Juszkiewicz , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: [PATCH] arm64: defconfig: Enable Qualcomm SDM845 display and gpu clocks Date: Fri, 8 Nov 2019 18:42:34 -0800 Message-Id: <20191109024234.1757452-1-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.23.0 MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Enable the drivers for the display and gpu clock controllers on Qualcomm SDM845, needed in order to get these features working. These drivers provides power-domains and can as such not be compiled as modules. Signed-off-by: Bjorn Andersson --- arch/arm64/configs/defconfig | 2 ++ 1 file changed, 2 insertions(+) -- 2.23.0 diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 7fa92defb964..7fd999be3de3 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -726,6 +726,8 @@ CONFIG_MSM_MMCC_8996=y CONFIG_MSM_GCC_8998=y CONFIG_QCS_GCC_404=y CONFIG_SDM_GCC_845=y +CONFIG_SDM_GPUCC_845=y +CONFIG_SDM_DISPCC_845=y CONFIG_SM_GCC_8150=y CONFIG_HWSPINLOCK=y CONFIG_HWSPINLOCK_QCOM=y