From patchwork Fri Apr 12 09:54:32 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sumit Garg X-Patchwork-Id: 788279 Delivered-To: patch@linaro.org Received: by 2002:adf:e6ca:0:b0:346:15ad:a2a with SMTP id y10csp631150wrm; Fri, 12 Apr 2024 02:55:08 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCUjs/PzpSuODZATzk5O/tdAaD7ep97o3wTnKwX1hnjYzvX6R307nPk40uvbUUb4TLupIwEIptOVy41R6Wep1Xit X-Google-Smtp-Source: AGHT+IGaPopzeyJmY8KPNf/eFYHiGPdNicZoZJFfOHIkkcpn/jV5qo3bs7bYxObwjNZYlt9G1RgZ X-Received: by 2002:a50:d75e:0:b0:56e:3505:14e5 with SMTP id i30-20020a50d75e000000b0056e350514e5mr1854367edj.21.1712915707869; Fri, 12 Apr 2024 02:55:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1712915707; cv=none; d=google.com; s=arc-20160816; b=O7CX+fUTZns1j1lTip1Fwt3mWR9VHn0iz4EIidiHS1+MXQGVr6/ISIMAFAlhsIPETB HolAliochfPWP62SFneOfkhAFmWUd3rIzUuRcZ5m/APHIM+Q4NbQOXJV5DBd2qjhZ8M4 Jgy+KUjUkQxlzNvj0DxN/vz7mJ+A6baeRWDSy3JXTdNzzs0a56awddu3ac9EWFeu0kBd XWRFBLDWkMkEqROiGvsieZxwVFp/Hqr//tfZNdgpuo40CKBpPzymCljiGTGyKUQ6P/mu 3zJ1zNP8vSIwRSykpbQ+XvjXL4K1E4+ZELcIez+YnM5zn2gWuTLb62g25jpL2BFDbFds MBbQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=qmjG6y1HI+u+5brs6XyZbV3yR3pW90gAcjVe/0I1eLk=; fh=T5H15yVH0x76eljP78R1SA5aX1AOqAQ+w8cgext4uuk=; b=Jd8mnCyIBwKlqrRvrDuI7Pzy4fJ2G3w+syP8PI/PsED12fOqLQ4pJHlyvQ/euJ2c6A lmGKpgCCJ8HbmUU0G8s7d/H9R0ByqD8E8xfs5XYBptByjrBVbPciKRWY5vIFulEPt5EW JuxU9WcCjbyIQ6XbvgVH97VevLH74ZWF774Ky3puy5l2sEEBIRcP1x75Z92u8CQTlq0h q8ZkiwFMYTLr7bYA0lNyh460I7uUIHsFnvTVYRhrHH2dxpKj0/GYvq2Qwb8aaJV4Bl6y Hf6ICQEZ5lMz4pC7XCaq4OvTKMTyryNxdvf8WRyZtygekOC+4pRHQdOVWfyBKAmHibyl ztMw==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="LP/bzugq"; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [2a01:238:438b:c500:173d:9f52:ddab:ee01]) by mx.google.com with ESMTPS id m13-20020a056402430d00b0056fd80d0298si1587315edc.444.2024.04.12.02.55.07 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 02:55:07 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="LP/bzugq"; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 2B49B87E91; Fri, 12 Apr 2024 11:54:58 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="LP/bzugq"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id D6F6387E01; Fri, 12 Apr 2024 11:54:56 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: * X-Spam-Status: No, score=1.2 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_SBL_CSS,SPF_HELO_NONE, SPF_PASS autolearn=no autolearn_force=no version=3.4.2 Received: from mail-ot1-x332.google.com (mail-ot1-x332.google.com [IPv6:2607:f8b0:4864:20::332]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id BF5BC87E91 for ; Fri, 12 Apr 2024 11:54:54 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=sumit.garg@linaro.org Received: by mail-ot1-x332.google.com with SMTP id 46e09a7af769-6eb5887f225so540604a34.2 for ; Fri, 12 Apr 2024 02:54:54 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1712915693; x=1713520493; darn=lists.denx.de; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=qmjG6y1HI+u+5brs6XyZbV3yR3pW90gAcjVe/0I1eLk=; b=LP/bzugqWaywKjOJ5HbFN5J8Wte2TukR8eJSHHA8lKJI7hb3YWMc/70yKeN2ymKrsI OvEBzi8DOWgJnXQysNlJA2mA6MbhSK/Yy2I7ZsD/jd5OuAB1fi/ttfOvRFIvfAJdKOYn bCOp1wfN0o45qc9Fqd9NxXWO4MgWYi7GdR6p1AIXHcv/so6GZ96k1z15SKIR3/ryBySH Y6H35fyu8hsjt1p/QddhcNsowba5T8nVQg5AlHT/RxJ2l6C4tUaHOgsAXWKDrSTM8eLN a5Tq1UGyHA1LhhqkUgQW9uI3tklyQy+bqa2RPGNbbGNIGyfzyR5mChoSb20TKGivtD5L oqRw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1712915693; x=1713520493; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=qmjG6y1HI+u+5brs6XyZbV3yR3pW90gAcjVe/0I1eLk=; b=Q8k7HXYYrS7ip7WTUKl/qlhAbW4Ps6OMIE/Xgkyzh99QgKjmjwiEwk6FnZSCcCTBAN ag05M3ZHk+isE+tgrhqqSWVD33zeKAh9K6qfuOHbvlFhdbjKU1/rZF0dkyRj0bZTHLvt VXc+ynZkevok64Ie26ZTPOpsG1DhWe6DNdJeurqg6qWqNeFnORjCro1vRWLMBpJzLBKS D9cSBGb1nMGiz7YVelzlnTdWxRhAN8s1ATYbMxLb7j0l2xAIIh/yfiRtXBs4W30L73wV NBotN3xzuNL9sPeyFSxNtGuaaNTwzQv7QNp+NJp4LDK9ePeFqdtWvnHE9AAxA6I6AdEZ snOQ== X-Gm-Message-State: AOJu0YyvIe3NC55ZcgVJY9g1+StMeM25+cIirhlVbPQCyqD4UfjnXZQe jfYEDWTgHQcUWLvQCnQQ4vIdx66o1PmTYJvscWeGrPOyzUt7KIHJk4nIJkqsOiIYd5pRiJNXML2 r X-Received: by 2002:a05:6808:3a95:b0:3c5:fa5c:7762 with SMTP id fb21-20020a0568083a9500b003c5fa5c7762mr2199751oib.44.1712915693370; Fri, 12 Apr 2024 02:54:53 -0700 (PDT) Received: from sumit-X1.. ([223.178.210.92]) by smtp.gmail.com with ESMTPSA id bn19-20020a056a00325300b006ed0b798f1fsm2534839pfb.119.2024.04.12.02.54.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 02:54:53 -0700 (PDT) From: Sumit Garg To: u-boot@lists.denx.de Cc: caleb.connolly@linaro.org, neil.armstrong@linaro.org, trini@konsulko.com, lukma@denx.de, seanga2@gmail.com, sjg@chromium.org, laetitia.mariottini@se.com, pascal.eberhard@se.com, abdou.saker@se.com, jimmy.lalande@se.com, benjamin.missey@non.se.com, daniel.thompson@linaro.org, stephan@gerhold.net, Sumit Garg Subject: [PATCH v4 1/7] qcom: Don't enable LINUX_KERNEL_IMAGE_HEADER by default Date: Fri, 12 Apr 2024 15:24:32 +0530 Message-Id: <20240412095438.410570-2-sumit.garg@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240412095438.410570-1-sumit.garg@linaro.org> References: <20240412095438.410570-1-sumit.garg@linaro.org> MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean Enabling LINUX_KERNEL_IMAGE_HEADER by default doesn't allow ENABLE_ARM_SOC_BOOT0_HOOK to work properly on db410c when U-Boot is loaded as a first stage bootloader. It leads to secondary CPUs bringup failure and later causing the Linux kernel to freeze. So fix it via selectively enabling LINUX_KERNEL_IMAGE_HEADER where it's actually required. Fixes: 059d526af312 ("mach-snapdragon: generalise board support") Reviewed-by: Caleb Connolly Signed-off-by: Sumit Garg --- arch/arm/Kconfig | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig index 23ee25269a2..1d451c46d32 100644 --- a/arch/arm/Kconfig +++ b/arch/arm/Kconfig @@ -1088,7 +1088,7 @@ config ARCH_SNAPDRAGON select BOARD_LATE_INIT select OF_BOARD select SAVE_PREV_BL_FDT_ADDR - select LINUX_KERNEL_IMAGE_HEADER + select LINUX_KERNEL_IMAGE_HEADER if !ENABLE_ARM_SOC_BOOT0_HOOK imply CMD_DM config ARCH_SOCFPGA From patchwork Fri Apr 12 09:54:33 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sumit Garg X-Patchwork-Id: 788280 Delivered-To: patch@linaro.org Received: by 2002:adf:e6ca:0:b0:346:15ad:a2a with SMTP id y10csp631192wrm; Fri, 12 Apr 2024 02:55:17 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCXfTEeetShWEzKObCbw5T3Tlg7/hUIM9YIeM4UhcSyi2OU/CgR/6/uuvDN4zg0Q2zCKhV4OJXqN5ERuz67GoNEP X-Google-Smtp-Source: AGHT+IEM/8PBn/uy6hrMGmaDeSeoxvevo7LGJywgALxP7LoDEsTSXuRlhM8+2QM1VK1LynTInTHh X-Received: by 2002:a50:8754:0:b0:56e:2a38:1fb3 with SMTP id 20-20020a508754000000b0056e2a381fb3mr1870937edv.4.1712915717563; Fri, 12 Apr 2024 02:55:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1712915717; cv=none; d=google.com; s=arc-20160816; b=PiR1o7zhBfbQhVCnsf4gYBjpokbz8zpNtEi9G061LC9N2WWIeFxZF+VkVLWRzu+qXL BhGvitQDMPT+8Q5x6oIokGk7kQd0qIvLnTienaJqxtUZ++iFBVJyAEpMjE4BijOan7D8 1eAGM79rLguZ38baDubDP2JYp8bUgqw4WIzZ6ZBQA7Pb565rNmBSkPr7b7Pe7WuGRQZG kAYPT7PRtoMxKelnc/7lfXdJxnHjDMzM+zfGan4KSlJ/U4wgRC7nAfbQW4G6/RfHGc9y PXXyTFuul/OwHMWZoRTC7vMvNZeMo36y73pN9buAHqTt4MXmgc8HD7mA/iDp97RaQ/L0 yzsg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=3AUYOq/ItyiLEj7tgmFcxT0Ld2W+iat/2830EavHflU=; fh=T5H15yVH0x76eljP78R1SA5aX1AOqAQ+w8cgext4uuk=; b=kXUFceU8l0sprWqFPuWrqysN/0Q0qNWWL5NLzr+xK6GGplntrbS2289FqKE3XBm0CR vja68xzZRdHn1jfGMhyZDDKpq5FzCuNaE/NXkNgvRV4Fhyg4A522ExXr91Iq7Oorz/5R AJ61Vtqh0SnHiP2QtlWNHIapBuUDdsPkKiGX+CbGjzwpPQ/v8G3uHCvi3GAZscFt03cK baOTG58+k0M+Ax12Dh60NeTY4QZhp0yiYa/vttJfTI6kDTMvrLkHSVt1A9xVsAyCB2NQ HTnCXlERP0Dz2qYFKsmddKaFQRfE+3uOvg8b85GwlSXZYN2KMBN6maIOfnBXWOgDRB68 zH2g==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=IafP0z1M; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [85.214.62.61]) by mx.google.com with ESMTPS id g19-20020a50d5d3000000b00568386368c5si1489635edj.690.2024.04.12.02.55.17 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 02:55:17 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) client-ip=85.214.62.61; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=IafP0z1M; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id C0814880A8; Fri, 12 Apr 2024 11:55:04 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="IafP0z1M"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 7158587E01; Fri, 12 Apr 2024 11:55:03 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: * X-Spam-Status: No, score=1.2 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_SBL_CSS,SPF_HELO_NONE, SPF_PASS autolearn=no autolearn_force=no version=3.4.2 Received: from mail-oa1-x32.google.com (mail-oa1-x32.google.com [IPv6:2001:4860:4864:20::32]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id DBAFE881A8 for ; Fri, 12 Apr 2024 11:54:59 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=sumit.garg@linaro.org Received: by mail-oa1-x32.google.com with SMTP id 586e51a60fabf-23333dddd8aso490478fac.1 for ; Fri, 12 Apr 2024 02:54:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1712915698; x=1713520498; darn=lists.denx.de; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=3AUYOq/ItyiLEj7tgmFcxT0Ld2W+iat/2830EavHflU=; b=IafP0z1Me3DHMn69NYv8O7rQ4SpnvzGA+zU1jF8oTDIEjjfuGLlVgKCaA3Kx2Iig5J 1YEjFN4cO5EOk7njXKh3LLn68HZj8UFnYSxKFB/db4H+UP/Q7A4OfBmIxoBJ7uoOoWlJ QRGjsw1k34FKtnrsQOxst6/RdT++YoSlV51UJu7oXkYqKAfTIJg1VW2zqDMN9CRW9K/a kBe6LQbt8RFpWL0vy0tkotQobjDCzy/RUEr/eb3NMnW7Kze1OgFN5vvGv1ZBBU7qEm1e um54fM9ptsv2283FkMdiKZWuJJ6+QrkDgPxpxILy8RTjuEZjZVLk5l0Bi/M9DegTp9wq p3zw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1712915698; x=1713520498; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=3AUYOq/ItyiLEj7tgmFcxT0Ld2W+iat/2830EavHflU=; b=hnLdQg2vmUk1dwQxcA8s/wHYrZhYmexs5ZU4LLkcizKgWJTHx4GINWm7ZBQqYWEwQK oZOheUnF50CfVNgmHf7s5eLsAEO+S5GHc7WQ2X71xAVmm2BlqxsOeYELhNVwjKYwVjhk 4gnOyZJF3aucdfx9dsdBuvj+NCzbrm0d9l6RoFGuFVv8cRrwyWHOhKU6xDPNhoYXEVul LgxAU3Q6m9GRTJpBruKU3CUN50JS/qdwNX0ClgfWn0tEfbxjFoELZi0ljL/J7FYLlivW g7fSA1yhiWKjjyL5iExagF9A5tUbRHdlv7pkJX1uThao26q/WtB9M5EEimYTevyYSJoI UvnQ== X-Gm-Message-State: AOJu0YyBLZaDXKFW2XpN23vV5o9vNyOGln7vuVtV+Wl7fLMMxhyN+cgf 9muRg/mLHTay8yoQHANEYJHkiNk+UDV93e0Tq6NDlFtFOGS+WJ+W1gYtQNRUUM7evWHkUPn7eMV y X-Received: by 2002:a05:6870:1656:b0:22e:8406:5bc4 with SMTP id c22-20020a056870165600b0022e84065bc4mr2209238oae.32.1712915698355; Fri, 12 Apr 2024 02:54:58 -0700 (PDT) Received: from sumit-X1.. ([223.178.210.92]) by smtp.gmail.com with ESMTPSA id bn19-20020a056a00325300b006ed0b798f1fsm2534839pfb.119.2024.04.12.02.54.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 02:54:58 -0700 (PDT) From: Sumit Garg To: u-boot@lists.denx.de Cc: caleb.connolly@linaro.org, neil.armstrong@linaro.org, trini@konsulko.com, lukma@denx.de, seanga2@gmail.com, sjg@chromium.org, laetitia.mariottini@se.com, pascal.eberhard@se.com, abdou.saker@se.com, jimmy.lalande@se.com, benjamin.missey@non.se.com, daniel.thompson@linaro.org, stephan@gerhold.net, Sumit Garg Subject: [PATCH v4 2/7] apq8016: Add support for UART1 clocks and pinmux Date: Fri, 12 Apr 2024 15:24:33 +0530 Message-Id: <20240412095438.410570-3-sumit.garg@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240412095438.410570-1-sumit.garg@linaro.org> References: <20240412095438.410570-1-sumit.garg@linaro.org> MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean SE HMIBSC board uses UART1 as the main debug console, so add corresponding clocks and pinmux support. Along with that update instructions to enable clocks for debug UART support. Reviewed-by: Caleb Connolly Signed-off-by: Sumit Garg --- drivers/clk/qcom/clock-apq8016.c | 38 ++++++++++++++++++-------- drivers/pinctrl/qcom/pinctrl-apq8016.c | 1 + drivers/serial/serial_msm.c | 11 ++++++-- 3 files changed, 35 insertions(+), 15 deletions(-) diff --git a/drivers/clk/qcom/clock-apq8016.c b/drivers/clk/qcom/clock-apq8016.c index 5a5868169c8..9556b94774a 100644 --- a/drivers/clk/qcom/clock-apq8016.c +++ b/drivers/clk/qcom/clock-apq8016.c @@ -31,7 +31,8 @@ #define BLSP1_AHB_CBCR 0x1008 /* Uart clock control registers */ -#define BLSP1_UART2_BCR (0x3028) +#define BLSP1_UART1_APPS_CBCR (0x203C) +#define BLSP1_UART1_APPS_CMD_RCGR (0x2044) #define BLSP1_UART2_APPS_CBCR (0x302C) #define BLSP1_UART2_APPS_CMD_RCGR (0x3034) @@ -52,7 +53,7 @@ static struct vote_clk gcc_blsp1_ahb_clk = { }; /* SDHCI */ -static int clk_init_sdc(struct msm_clk_priv *priv, int slot, uint rate) +static int apq8016_clk_init_sdc(struct msm_clk_priv *priv, int slot, uint rate) { int div = 15; /* 100MHz default */ @@ -70,20 +71,35 @@ static int clk_init_sdc(struct msm_clk_priv *priv, int slot, uint rate) } /* UART: 115200 */ -int apq8016_clk_init_uart(phys_addr_t base) +int apq8016_clk_init_uart(phys_addr_t base, unsigned long id) { + u32 cmd_rcgr, apps_cbcr; + + switch (id) { + case GCC_BLSP1_UART1_APPS_CLK: + cmd_rcgr = BLSP1_UART1_APPS_CMD_RCGR; + apps_cbcr = BLSP1_UART1_APPS_CBCR; + break; + case GCC_BLSP1_UART2_APPS_CLK: + cmd_rcgr = BLSP1_UART2_APPS_CMD_RCGR; + apps_cbcr = BLSP1_UART2_APPS_CBCR; + break; + default: + return 0; + } + /* Enable AHB clock */ clk_enable_vote_clk(base, &gcc_blsp1_ahb_clk); /* 7372800 uart block clock @ GPLL0 */ - clk_rcg_set_rate_mnd(base, BLSP1_UART2_APPS_CMD_RCGR, 1, 144, 15625, - CFG_CLK_SRC_GPLL0, 16); + clk_rcg_set_rate_mnd(base, cmd_rcgr, 1, 144, 15625, CFG_CLK_SRC_GPLL0, + 16); /* Vote for gpll0 clock */ clk_enable_gpll0(base, &gpll0_vote_clk); /* Enable core clk */ - clk_enable_cbc(base + BLSP1_UART2_APPS_CBCR); + clk_enable_cbc(base + apps_cbcr); return 0; } @@ -94,14 +110,12 @@ static ulong apq8016_clk_set_rate(struct clk *clk, ulong rate) switch (clk->id) { case GCC_SDCC1_APPS_CLK: /* SDC1 */ - return clk_init_sdc(priv, 0, rate); - break; + return apq8016_clk_init_sdc(priv, 0, rate); case GCC_SDCC2_APPS_CLK: /* SDC2 */ - return clk_init_sdc(priv, 1, rate); - break; + return apq8016_clk_init_sdc(priv, 1, rate); + case GCC_BLSP1_UART1_APPS_CLK: /* UART1 */ case GCC_BLSP1_UART2_APPS_CLK: /* UART2 */ - return apq8016_clk_init_uart(priv->base); - break; + return apq8016_clk_init_uart(priv->base, clk->id); default: return 0; } diff --git a/drivers/pinctrl/qcom/pinctrl-apq8016.c b/drivers/pinctrl/qcom/pinctrl-apq8016.c index a9a00f4b081..1ee8b7db1a2 100644 --- a/drivers/pinctrl/qcom/pinctrl-apq8016.c +++ b/drivers/pinctrl/qcom/pinctrl-apq8016.c @@ -29,6 +29,7 @@ static const char * const msm_pinctrl_pins[] = { }; static const struct pinctrl_function msm_pinctrl_functions[] = { + {"blsp_uart1", 2}, {"blsp_uart2", 2}, }; diff --git a/drivers/serial/serial_msm.c b/drivers/serial/serial_msm.c index ac4280c6c4c..4de10e75191 100644 --- a/drivers/serial/serial_msm.c +++ b/drivers/serial/serial_msm.c @@ -248,12 +248,17 @@ static struct msm_serial_data init_serial_data = { #include /* Uncomment to turn on UART clocks when debugging U-Boot as aboot on MSM8916 */ -//int apq8016_clk_init_uart(phys_addr_t gcc_base); +//int apq8016_clk_init_uart(phys_addr_t gcc_base, unsigned long id); static inline void _debug_uart_init(void) { - /* Uncomment to turn on UART clocks when debugging U-Boot as aboot on MSM8916 */ - //apq8016_clk_init_uart(0x1800000); + /* + * Uncomment to turn on UART clocks when debugging U-Boot as aboot + * on MSM8916. Supported debug UART clock IDs: + * - db410c: GCC_BLSP1_UART2_APPS_CLK + * - HMIBSC: GCC_BLSP1_UART1_APPS_CLK + */ + //apq8016_clk_init_uart(0x1800000, ); uart_dm_init(&init_serial_data); } From patchwork Fri Apr 12 09:54:34 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sumit Garg X-Patchwork-Id: 788281 Delivered-To: patch@linaro.org Received: by 2002:adf:e6ca:0:b0:346:15ad:a2a with SMTP id y10csp631230wrm; Fri, 12 Apr 2024 02:55:27 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCVTf+4Q48Oj9Olr+q3KC6svihmwprFHFIDf9bA/SEoa+rwsCVm1pdDeKVX0fojMOkwBE158/+qhpKP2mxth3H/h X-Google-Smtp-Source: AGHT+IFXZyUxQVspY5QacOfjJDnq8USZUZsQThLb35i7J8dgO/CeCTREO710IEaPwfb3QwF7bAmh X-Received: by 2002:a17:907:318a:b0:a4e:1ba4:f73d with SMTP id xe10-20020a170907318a00b00a4e1ba4f73dmr1538042ejb.22.1712915727622; Fri, 12 Apr 2024 02:55:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1712915727; cv=none; d=google.com; s=arc-20160816; b=xsP9lquAdiTEMCQYX1z+OgIj7VghRUptnqEfhfXiL0kEtaPH80GKxPRbMru/tdlYgn E/RF4frzDunPDDPX+Ts5gCwGtAV1ZBupiwCGbPVqcIgTyTAjiigNCmI9XaILSDz2efEk vLpD7QfDVgmiU+oME1ZJpDmYtpyVCBiONp8CfDRF26XXxEkvp21lpHs5ISPuvumQTBE8 gf5onv5ob85GMwwR0nZl5AdUf3Ek3PsRhO0L+DFyWvOUlTPBkfJpXLmUjW5O0DLNMm4z jkUkQKI+0S4fs3RVQU6oH9CHXtt8vIOPGY42Qvgz+z4vj0/klAZsrokHj4YMHVy6L4FJ gKIg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=gJGPMVDQs/+70lwOsKxB+VSM+QwlHnt8HABufnH5vsU=; fh=T5H15yVH0x76eljP78R1SA5aX1AOqAQ+w8cgext4uuk=; b=Bw9R4lluZ70u9coCSE0ZazFM+/SuBiQW9vTRy3ESNbUPx4PErhs7mTNVBDpGGfwydR vEfbJaEazgxqGGP6vWgUwsSwNC1x3zOARQCMEazPQT5Tlp26cbddIFZ9B2fkIdNBevaV Zpe9kvK/DBMFDFz1W/Gk290FAs4XIeiBRI1+VfvICuN0lDt9fUEtypzUnoNlzh+UEepd V3WYtH2sHsIm2GfdxtOr7nAiSUN1/WEkmZatltcung+VwB77R13BQzeSfB/duzcFaZCy j/mAZ3B9RT5yOFNGEKafslZ7ZOa5hNiuf11A8NdE9BrlhSKjz/ZpWRzw3RKG10yW94Bf OYIQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=FmbUnk6f; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [2a01:238:438b:c500:173d:9f52:ddab:ee01]) by mx.google.com with ESMTPS id ce20-20020a170906b25400b00a4a348cde82si1535410ejb.503.2024.04.12.02.55.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 02:55:27 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=FmbUnk6f; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 363BC881C9; Fri, 12 Apr 2024 11:55:10 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="FmbUnk6f"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 066B888005; Fri, 12 Apr 2024 11:55:09 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: * X-Spam-Status: No, score=1.2 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_SBL_CSS,SPF_HELO_NONE, SPF_PASS autolearn=no autolearn_force=no version=3.4.2 Received: from mail-pf1-x432.google.com (mail-pf1-x432.google.com [IPv6:2607:f8b0:4864:20::432]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 2E0C3881C9 for ; Fri, 12 Apr 2024 11:55:05 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=sumit.garg@linaro.org Received: by mail-pf1-x432.google.com with SMTP id d2e1a72fcca58-6ed04c91c46so779570b3a.0 for ; Fri, 12 Apr 2024 02:55:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1712915703; x=1713520503; darn=lists.denx.de; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=gJGPMVDQs/+70lwOsKxB+VSM+QwlHnt8HABufnH5vsU=; b=FmbUnk6fqiEP0eN/9ZoA1nuE+aQKg6W0GDMz8UscOpRTf6yUav3efkE3WSmOQlcV95 Tys5UxPREt5/LpkEN48nhf5pWYiC4TUJUziw8CxbLdlv82t6vFlXNQ1OHSTccUBPzaXU Co2pRuIADIT+xwevHOPEJ6pTGOMW6leHdnG/A6cBpvFiu8XR1gn4teqB8eGGnRBCV28W mntEh3+Rhqi2W0+6XSiWh+gFYn+FrTjmOu1jUBxIPI4a5puhi9srVxZnQsaoje40uJQz pSAc340KMdoDlsAdpsFnhyqHmhpaHQ0QPT8rnlhpiUVrZptWowsO0C463jZKJwpXiPnK Jnzw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1712915703; x=1713520503; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=gJGPMVDQs/+70lwOsKxB+VSM+QwlHnt8HABufnH5vsU=; b=wxsXDt5GZzD6zB4MidCL2O2LV1bvL+/3BaBaFIQnEmdbczryz4QGMxtgkZZvG7VDLY KwGzntjjTCeEjdAi+2WFyfAPnyEf1Qst1awpZgcHPPp6+fWwRI3iS3NuLVdPxvKbrvPE iJ/IxLC6AlYh8guj+PsHEF1vzpyM2H1LgaYZl7zIw1TFkZTvVQEnW/EMi65axPYNr6r6 yxYk4PmfFxNtGGwLtlcCk5WwtUQkHnXIY3MwAvLYkGFwHmLHSRu0VlVqzIHs0+Tmg9DB zmhrw0qI9Q2pZlutQwektHXdTkXgqM/6m18/wX+syGv4KZM54dhjoZ9QUCnNnwN7blaV Cf/g== X-Gm-Message-State: AOJu0Yx5Z1eh0/fdFfakcD3PhEkGM5Wuc/q+6hxmo8kKyLxMdFCO1yq/ slwjaCpggJhF2fJGj0814W3YU3H4emeche7ASdVAwpvALdC2YQVUVF1d1gg5NeaQJo+PwSIyQWQ d X-Received: by 2002:a05:6a00:114c:b0:6ed:e1c:102e with SMTP id b12-20020a056a00114c00b006ed0e1c102emr2337305pfm.24.1712915703401; Fri, 12 Apr 2024 02:55:03 -0700 (PDT) Received: from sumit-X1.. ([223.178.210.92]) by smtp.gmail.com with ESMTPSA id bn19-20020a056a00325300b006ed0b798f1fsm2534839pfb.119.2024.04.12.02.54.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 02:55:03 -0700 (PDT) From: Sumit Garg To: u-boot@lists.denx.de Cc: caleb.connolly@linaro.org, neil.armstrong@linaro.org, trini@konsulko.com, lukma@denx.de, seanga2@gmail.com, sjg@chromium.org, laetitia.mariottini@se.com, pascal.eberhard@se.com, abdou.saker@se.com, jimmy.lalande@se.com, benjamin.missey@non.se.com, daniel.thompson@linaro.org, stephan@gerhold.net, Sumit Garg Subject: [PATCH v4 3/7] serial_msm: Enable RS232 flow control Date: Fri, 12 Apr 2024 15:24:34 +0530 Message-Id: <20240412095438.410570-4-sumit.garg@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240412095438.410570-1-sumit.garg@linaro.org> References: <20240412095438.410570-1-sumit.garg@linaro.org> MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean SE HMIBSC board debug console requires RS232 flow control, so enable corresponding support if RS232 gpios are present. Reviewed-by: Caleb Connolly Signed-off-by: Sumit Garg --- drivers/serial/serial_msm.c | 13 ++++++++----- 1 file changed, 8 insertions(+), 5 deletions(-) diff --git a/drivers/serial/serial_msm.c b/drivers/serial/serial_msm.c index 4de10e75191..3142ecf7362 100644 --- a/drivers/serial/serial_msm.c +++ b/drivers/serial/serial_msm.c @@ -53,10 +53,11 @@ #define UARTDM_TF 0x100 /* UART Transmit FIFO register */ #define UARTDM_RF 0x140 /* UART Receive FIFO register */ -#define UART_DM_CLK_RX_TX_BIT_RATE 0xCC -#define MSM_BOOT_UART_DM_8_N_1_MODE 0x34 -#define MSM_BOOT_UART_DM_CMD_RESET_RX 0x10 -#define MSM_BOOT_UART_DM_CMD_RESET_TX 0x20 +#define UART_DM_CLK_RX_TX_BIT_RATE 0xCC +#define MSM_BOOT_UART_DM_8_N_1_MODE 0x34 +#define MSM_BOOT_UART_DM_CMD_RESET_RX 0x10 +#define MSM_BOOT_UART_DM_CMD_RESET_TX 0x20 +#define MSM_UART_MR1_RX_RDY_CTL BIT(7) DECLARE_GLOBAL_DATA_PTR; @@ -182,7 +183,9 @@ static void uart_dm_init(struct msm_serial_data *priv) mdelay(5); writel(priv->clk_bit_rate, priv->base + UARTDM_CSR); - writel(0x0, priv->base + UARTDM_MR1); + + /* Enable RS232 flow control to support RS232 db9 connector */ + writel(MSM_UART_MR1_RX_RDY_CTL, priv->base + UARTDM_MR1); writel(MSM_BOOT_UART_DM_8_N_1_MODE, priv->base + UARTDM_MR2); writel(MSM_BOOT_UART_DM_CMD_RESET_RX, priv->base + UARTDM_CR); writel(MSM_BOOT_UART_DM_CMD_RESET_TX, priv->base + UARTDM_CR); From patchwork Fri Apr 12 09:54:35 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sumit Garg X-Patchwork-Id: 788282 Delivered-To: patch@linaro.org Received: by 2002:adf:e6ca:0:b0:346:15ad:a2a with SMTP id y10csp631264wrm; Fri, 12 Apr 2024 02:55:38 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCWnR9Gq2Qp1L92kUy0y6VfnS2fpkHnsUX8OO4QuZ885Yi5nAX/k+d3LchPUZnP6yiM+f7MziNx6pODbHRDk4evC X-Google-Smtp-Source: AGHT+IGzpOG/oXE+YAjbnNgHA2wRdcZWerk3M7BS9DXKPjw+EeYHALnrELRayxoIFe9zB0Ispw1J X-Received: by 2002:a17:906:6d57:b0:a47:30d6:f465 with SMTP id a23-20020a1709066d5700b00a4730d6f465mr1662014ejt.1.1712915737990; Fri, 12 Apr 2024 02:55:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1712915737; cv=none; d=google.com; s=arc-20160816; b=ZJTf05eA2eC4SaAWhCgeNiL5jJZKWNTIqil1bEdIXQ7e9mvBhAve4KdehqjTr+IVDV zg3cnKwYDIy3+s46Q0bX8qa+bfNPOnnlT0sR2awGtepxCaZ3sdBcDiBZ9iaWiOmUSGp3 tIucQvW8QnVD5aMOOKqs+HuNez/rRWg8X6q5y5GuDV669LqSdoWH0VzN0xp87hA3GLqz rkLXPt5SATcH9pFFz8FJNBeoiv6aoASu2QDrQ7b7fgKeFckk1G4daT3IN4J3gYx8NJFz aWrlk0Mvh57NfVIUpDvy0tQegEe3mM4UBzB5AjGAgCtLLcV6t4ImD6KTEgn/nfBXV0yz GJ2A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=OQQFm53Y6noFLmaH27wGfZfjy164/8YCVf5iflGTt5w=; fh=T5H15yVH0x76eljP78R1SA5aX1AOqAQ+w8cgext4uuk=; b=t0SURSk7I5fa0MAx2JAoAOX8DKUwjP6/WkLANPQwc3qycoRq7mSnYVjODXlNhycHGg SMrJisheJKZoDcAzjblvohckOC6JTrZjBCP3hyXJOy3plqvZN6jvZfQTlRlEwlfLfGuS Rvn6n/ilePvv2j0ZJN9kjWVZSO5G3/HOBe8amBEihHJI/eS/2/8ZeP4z6OARJOof5X4q cLOrxXChPOvaYssddsOmsEyWNW2UX/lFemH30F26nQFCuU5RxLWoo9SfawPBpVPzJPDy mw2EeHoOJe8QmK7dVeXqPZ5J7jBQyOmn2jKiQBvKIETDQhzGGLDg66KLAKeHnOxy+wlM Zf4Q==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=cDjxNxuX; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [2a01:238:438b:c500:173d:9f52:ddab:ee01]) by mx.google.com with ESMTPS id qa33-20020a17090786a100b00a522a025a6dsi1138628ejc.883.2024.04.12.02.55.37 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 02:55:37 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=cDjxNxuX; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id A58B9881CD; Fri, 12 Apr 2024 11:55:14 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="cDjxNxuX"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id E87CC881CA; Fri, 12 Apr 2024 11:55:13 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: * X-Spam-Status: No, score=1.2 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_SBL_CSS,SPF_HELO_NONE, SPF_PASS autolearn=no autolearn_force=no version=3.4.2 Received: from mail-pf1-x42c.google.com (mail-pf1-x42c.google.com [IPv6:2607:f8b0:4864:20::42c]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 743BC881D7 for ; Fri, 12 Apr 2024 11:55:10 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=sumit.garg@linaro.org Received: by mail-pf1-x42c.google.com with SMTP id d2e1a72fcca58-6ed2170d89fso1135127b3a.1 for ; Fri, 12 Apr 2024 02:55:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1712915709; x=1713520509; darn=lists.denx.de; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=OQQFm53Y6noFLmaH27wGfZfjy164/8YCVf5iflGTt5w=; b=cDjxNxuXnlL67GGUoepR4ljQtz8Y7N73ys/iPsZF0hl/NR+kQm1JkLiU62fiYP8CHY 8QjG8psg23eZ5lhyvVKLy4UZJELhrAdGFw7S8Vg38BU1pg8xHMWng4mcw2g1nf7BWsXP 3uX6U4XtA7JeExFJE5ZkyFLiIXPennATyWJmQ8VqsDkLdR9mKW86rWd9foi1nAZ4UxnL bAJZn3z02vhC4wjQlHvxv9TRLCG55DZ0izmMEkaXcvOvxZy3Jkjs8HvurOL6GpCzDmyo Hfp/V7QOc7m9GIkjjpt1r+4835x2wrWynEVgvWDFTKRPWq73jUiQ1vJ9v8AKjLbur9LY n/5g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1712915709; x=1713520509; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=OQQFm53Y6noFLmaH27wGfZfjy164/8YCVf5iflGTt5w=; b=VT+sW4spcw2wGAJRGrQKx50VVAw0Nt8HhQfiyWh7jdzNgNzRYGexHNsbBBsG/46kID Ah6ZsaSjh3Y4cg7I7AcbH6AM2tvmXZuSg3M1TKr0cXGw2BG7hvydx9+3lDHq8EXyXneS Ifrj5y5/AtpyVyRp1kHyPcmUx34/6ApFLw93HxlP5vJQ/SLPW5OKVIeVq7HNfAaZfSOQ XAbibltuudfGyw0vAjon9AAreuNpEMTAYfNjT+RVv5FyUOE7qNGpJtSyMxayH0DK5O4Y Tr2qkOzike7JZMSB7rpOwmBsrhCnoNxSI1AmScnsIStQoISi0d7chY9o0yOIJqoqFPed FUuQ== X-Gm-Message-State: AOJu0Yzyl66AzNwpdbU+AqsODpIncPSWwlzvHduv2pE7Hrn+4ot8BNht BucO4s7u733zt3EwcFYSuyOnWvQTOc91HVUl7ik+ZWVpL909x/bzG1KAy+m08MtxTD/53ZijcWT 9 X-Received: by 2002:a05:6a21:3e07:b0:1a7:a422:7394 with SMTP id bk7-20020a056a213e0700b001a7a4227394mr2727697pzc.17.1712915708383; Fri, 12 Apr 2024 02:55:08 -0700 (PDT) Received: from sumit-X1.. ([223.178.210.92]) by smtp.gmail.com with ESMTPSA id bn19-20020a056a00325300b006ed0b798f1fsm2534839pfb.119.2024.04.12.02.55.03 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 02:55:08 -0700 (PDT) From: Sumit Garg To: u-boot@lists.denx.de Cc: caleb.connolly@linaro.org, neil.armstrong@linaro.org, trini@konsulko.com, lukma@denx.de, seanga2@gmail.com, sjg@chromium.org, laetitia.mariottini@se.com, pascal.eberhard@se.com, abdou.saker@se.com, jimmy.lalande@se.com, benjamin.missey@non.se.com, daniel.thompson@linaro.org, stephan@gerhold.net, Sumit Garg Subject: [PATCH v4 4/7] pinctrl: qcom: Add support for driving GPIO pins output Date: Fri, 12 Apr 2024 15:24:35 +0530 Message-Id: <20240412095438.410570-5-sumit.garg@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240412095438.410570-1-sumit.garg@linaro.org> References: <20240412095438.410570-1-sumit.garg@linaro.org> MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean Add support for driving the GPIO pins as output low or high. Signed-off-by: Sumit Garg Reviewed-by: Neil Armstrong --- drivers/pinctrl/qcom/pinctrl-qcom.c | 25 ++++++++++++++++++++----- 1 file changed, 20 insertions(+), 5 deletions(-) diff --git a/drivers/pinctrl/qcom/pinctrl-qcom.c b/drivers/pinctrl/qcom/pinctrl-qcom.c index 909e566acf5..e68971b37ff 100644 --- a/drivers/pinctrl/qcom/pinctrl-qcom.c +++ b/drivers/pinctrl/qcom/pinctrl-qcom.c @@ -29,15 +29,24 @@ struct msm_pinctrl_priv { #define GPIO_CONFIG_REG(priv, x) \ (qcom_pin_offset((priv)->data->pin_data.pin_offsets, x)) -#define TLMM_GPIO_PULL_MASK GENMASK(1, 0) -#define TLMM_FUNC_SEL_MASK GENMASK(5, 2) -#define TLMM_DRV_STRENGTH_MASK GENMASK(8, 6) -#define TLMM_GPIO_DISABLE BIT(9) +#define GPIO_IN_OUT_REG(priv, x) \ + (GPIO_CONFIG_REG(priv, x) + 0x4) + +#define TLMM_GPIO_PULL_MASK GENMASK(1, 0) +#define TLMM_FUNC_SEL_MASK GENMASK(5, 2) +#define TLMM_DRV_STRENGTH_MASK GENMASK(8, 6) +#define TLMM_GPIO_OUTPUT_MASK BIT(1) +#define TLMM_GPIO_OE_MASK BIT(9) + +/* GPIO register shifts. */ +#define GPIO_OUT_SHIFT 1 static const struct pinconf_param msm_conf_params[] = { { "drive-strength", PIN_CONFIG_DRIVE_STRENGTH, 2 }, { "bias-disable", PIN_CONFIG_BIAS_DISABLE, 0 }, { "bias-pull-up", PIN_CONFIG_BIAS_PULL_UP, 3 }, + { "output-high", PIN_CONFIG_OUTPUT, 1, }, + { "output-low", PIN_CONFIG_OUTPUT, 0, }, }; static int msm_get_functions_count(struct udevice *dev) @@ -90,7 +99,7 @@ static int msm_pinmux_set(struct udevice *dev, unsigned int pin_selector, return 0; clrsetbits_le32(priv->base + GPIO_CONFIG_REG(priv, pin_selector), - TLMM_FUNC_SEL_MASK | TLMM_GPIO_DISABLE, func << 2); + TLMM_FUNC_SEL_MASK | TLMM_GPIO_OE_MASK, func << 2); return 0; } @@ -117,6 +126,12 @@ static int msm_pinconf_set(struct udevice *dev, unsigned int pin_selector, clrsetbits_le32(priv->base + GPIO_CONFIG_REG(priv, pin_selector), TLMM_GPIO_PULL_MASK, argument); break; + case PIN_CONFIG_OUTPUT: + writel(argument << GPIO_OUT_SHIFT, + priv->base + GPIO_IN_OUT_REG(priv, pin_selector)); + setbits_le32(priv->base + GPIO_CONFIG_REG(priv, pin_selector), + TLMM_GPIO_OE_MASK); + break; default: return 0; } From patchwork Fri Apr 12 09:54:36 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sumit Garg X-Patchwork-Id: 788283 Delivered-To: patch@linaro.org Received: by 2002:adf:e6ca:0:b0:346:15ad:a2a with SMTP id y10csp631305wrm; Fri, 12 Apr 2024 02:55:48 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCV4qR/sRUOPv9A92wU+iLXAja9WtSnISZeVsQOPgA8C+ARZ7HSYOtFthg/GLuhhED8B4Zx2rg6Lvbplvfd8RyZR X-Google-Smtp-Source: AGHT+IEPEXd2T+G/gOR7PwQmhMSo1lexPTo9PZDqS69vk50nGSTGwIHe3XY0mI0PXv8zw2OAawO+ X-Received: by 2002:a50:cc93:0:b0:56e:2332:c282 with SMTP id q19-20020a50cc93000000b0056e2332c282mr1606253edi.14.1712915748197; Fri, 12 Apr 2024 02:55:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1712915748; cv=none; d=google.com; s=arc-20160816; b=uuUbUWbSFIecglDtxIRZmOno9iFDzHBFYlAvpLoKQBNz3azO8eAwNRrlh6O/J3l34V oDFm7bv3KkBKzJOEagEV+Xw0sdyokbZ5h7P3UiLBrdJe5TlzDyxuQ9I7n4nfSpU8C3rk SqKTJ9dpQR3VrXYcP6WnfW5inivVUIsjDWuHIXR3EU+vvQE/Mg2kYUYJuV3efiU9ymK+ esHR3kW+5Ua5M9UE8GKi9ULhJOOGrFyVMERyRLkDgucvfx9zHr+n2XBsA+vYBl4+m+Wf 8ifkwr5wNygq/xcW8pOd4g9jV8eYyF3yT/LCtYid6953CbIpPwfB0wZMV02/FpljQOvN 8YLw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=rK9W2AGbnOfcXupe9xf5SOw7PSXaV/7az0Pvlu4dzww=; fh=T5H15yVH0x76eljP78R1SA5aX1AOqAQ+w8cgext4uuk=; b=G1ksk4Ps1fUN+o/VJOo0P9JUhbxLsjY26C+ZborIaRh5wLmXsi+S21y5yeuUJ7ZnCX vbgrSFpKF1Fo4Sg6PuAS0hvOlwYomBHGcxVlJecizR6rpOxFmZaIacnaDHV8x59xlTxC YTXNOoRtWHkPafXO7LzhUvg/47EysQyOGWd8b18R+KyarLfq5etNuvilYgcNw3IFvgMM d6SvQuGmBhfPJGzLxjQIa5Ea4O8ZwMEQ3ps/l29BxKJe/TfU3M6Tna5VkCApNHeU94ue 9bHTwLaEcVz91F/jpjlOMPKvm0OHc+CsteG8lbgjjP9zHBgAcdHZ/dqPhv2EGBnoJbLF lgCQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=VR5HzBCc; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [2a01:238:438b:c500:173d:9f52:ddab:ee01]) by mx.google.com with ESMTPS id r15-20020a05640251cf00b0056fd85b5d58si1587245edd.139.2024.04.12.02.55.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 02:55:48 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=VR5HzBCc; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 23675881F8; Fri, 12 Apr 2024 11:55:20 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="VR5HzBCc"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id B18F288080; Fri, 12 Apr 2024 11:55:18 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: * X-Spam-Status: No, score=1.2 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_SBL_CSS,SPF_HELO_NONE, SPF_PASS autolearn=no autolearn_force=no version=3.4.2 Received: from mail-oo1-xc2b.google.com (mail-oo1-xc2b.google.com [IPv6:2607:f8b0:4864:20::c2b]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 1FE81881FA for ; Fri, 12 Apr 2024 11:55:15 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=sumit.garg@linaro.org Received: by mail-oo1-xc2b.google.com with SMTP id 006d021491bc7-5aa27dba8a1so443815eaf.0 for ; Fri, 12 Apr 2024 02:55:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1712915714; x=1713520514; darn=lists.denx.de; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=rK9W2AGbnOfcXupe9xf5SOw7PSXaV/7az0Pvlu4dzww=; b=VR5HzBCcjkJBKPDmB0odWhX86oG1cYny9Cwzy6yK6BfHiUUmQb5cSDyM0WvKV8p4JN IJPWshf0TjV9PH5oULYq/gRuiby9XIc5itbfR/FaSytssi3EvNq3GnGEuM5jV/bslupg h1DToxhkbqz9Xrir8fdml4CAtAwAzdtZpGl7hz7Z4zGDk3MSuweif1VwOCPr/Lbac7qX V4Q3SZUu2tjo0uMO4wgJQVfUZrBP3kn7eH7Hvzs6iwLmF2MH2qnLvSEIiD7ZtDT1uAcS Jzy3iLrh8aqPhQKoBlJbBi7F6PdeDNQXqxJeS6duWAXEwJt+HbMhSm+a5DlU1zjeDVOM 36dg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1712915714; x=1713520514; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rK9W2AGbnOfcXupe9xf5SOw7PSXaV/7az0Pvlu4dzww=; b=sueONotIGt+OaDLkgk/v1iRc/GLDmAr4CYPl9CdiKTGZFw+dzX8FlzI8NW4shuqh3q iG95R3XWTo9OIi8R/Yqqrm9EqYC4IZyoxD59R1IzDNvzjG1i0jDS8Bz39nyXisZCUiSA sGyOBNX3E4dODOMYBTNnS9vepR3V7WzccSn50WojFHtIYTjAZpWOAI9TcB+xAQ1NJEW4 x0YSQxF44/ISz90NmMoOrdTmg5uDGeS0VtbJOizvoC7MayLi3gT0ZCGcgR6HbkN2pG4L 30J6UXxmd1G58+OhILY0vIYLR3rTcieoeXHazzNXmCk1jPvxvO3iCV1ltkQxdx5b1Q2d UfDw== X-Gm-Message-State: AOJu0Yy7O+Z/8aWknkGQbquZdHz00p2FEDcLXf2q/ujOMJH4KrqW8kBh VOApfr6IaC1T0FjvDFgVRGXLtMOuPkjlw8QQtc0RoN4jEaxpwlbvtZ2PnOmR4Yig0KDe4ZN5cKG / X-Received: by 2002:a05:6358:9786:b0:183:4d1d:dcae with SMTP id f6-20020a056358978600b001834d1ddcaemr3131096rwb.28.1712915713734; Fri, 12 Apr 2024 02:55:13 -0700 (PDT) Received: from sumit-X1.. ([223.178.210.92]) by smtp.gmail.com with ESMTPSA id bn19-20020a056a00325300b006ed0b798f1fsm2534839pfb.119.2024.04.12.02.55.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 02:55:13 -0700 (PDT) From: Sumit Garg To: u-boot@lists.denx.de Cc: caleb.connolly@linaro.org, neil.armstrong@linaro.org, trini@konsulko.com, lukma@denx.de, seanga2@gmail.com, sjg@chromium.org, laetitia.mariottini@se.com, pascal.eberhard@se.com, abdou.saker@se.com, jimmy.lalande@se.com, benjamin.missey@non.se.com, daniel.thompson@linaro.org, stephan@gerhold.net, Sumit Garg Subject: [PATCH v4 5/7] pinctrl: qcom: apq8016: Add GPIO pinctrl function Date: Fri, 12 Apr 2024 15:24:36 +0530 Message-Id: <20240412095438.410570-6-sumit.garg@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240412095438.410570-1-sumit.garg@linaro.org> References: <20240412095438.410570-1-sumit.garg@linaro.org> MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean Add GPIO pinctrl function to enable driving GPIO pins as output low or high. Signed-off-by: Sumit Garg --- drivers/pinctrl/qcom/pinctrl-apq8016.c | 1 + 1 file changed, 1 insertion(+) diff --git a/drivers/pinctrl/qcom/pinctrl-apq8016.c b/drivers/pinctrl/qcom/pinctrl-apq8016.c index 1ee8b7db1a2..b14a8921af4 100644 --- a/drivers/pinctrl/qcom/pinctrl-apq8016.c +++ b/drivers/pinctrl/qcom/pinctrl-apq8016.c @@ -29,6 +29,7 @@ static const char * const msm_pinctrl_pins[] = { }; static const struct pinctrl_function msm_pinctrl_functions[] = { + {"gpio", 0}, {"blsp_uart1", 2}, {"blsp_uart2", 2}, }; From patchwork Fri Apr 12 09:54:37 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sumit Garg X-Patchwork-Id: 788284 Delivered-To: patch@linaro.org Received: by 2002:adf:e6ca:0:b0:346:15ad:a2a with SMTP id y10csp631353wrm; Fri, 12 Apr 2024 02:55:58 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCXsA0T2UlubBp64ZRa5P9mVu/UYTdCNe1JeTXm78508ih8T/g7YVOkR+ksZNbAxqiGf3O12O4YQ6WTywjFXggIc X-Google-Smtp-Source: AGHT+IHJC1eaQ8NlfvrDMU4HZPpFZENIZ95XU6Wo0zuJYIcZH6204/EsMNzsBVtPyu/17KI2RTB5 X-Received: by 2002:a50:bb48:0:b0:56e:2e2c:f5c5 with SMTP id y66-20020a50bb48000000b0056e2e2cf5c5mr1261349ede.37.1712915758206; Fri, 12 Apr 2024 02:55:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1712915758; cv=none; d=google.com; s=arc-20160816; b=k4eqEbAMeDdnnOc9WsNc7aZgOyN1vsiGzmveSGRrgOLzszw3osehD3+xBXJf+vifor an/Q5Had6/8CZMtYL6DhSHsyFIo3i5XnV8SvTOIBzPAFAY/i+Bu90WXEKOhC5cLFCbdA 2GOsCWbN6g6GEwXcKnq+eMyKBuOxEA8U1fs9mAlJ8K3TAEJEe4VQmkSCi9WwxAi9B+s7 w3C1yMPYdocSPbdlvB71Rn/wjVt5ps2ucmu2pQMEepUjVhPuiC4Kf0I4ZniX9YEkRhBb 3ZrMVPwkbuXR+hZPooDngetD35cxSDDarEtJ6l3KZRGCjwRUhQAwbMw5397SD1QINH2S /nhg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=82/TQ1E39pwtMwQ9JBj4/O/enzIBlJlLMvA9T9zvATs=; fh=T5H15yVH0x76eljP78R1SA5aX1AOqAQ+w8cgext4uuk=; b=tlEuy1KV11KDuMvoV8953P0StXgBVNW+fFgBB7vwOJHVNcCGCXNJjTjnRnPPWjSsjj mpXbCF1VYTIdN2GfwpDDfTR+I0KFu2Dg1eu50PFLnbUODbFAPMue6lr1nB3gqNB1J2P2 DxKYW7AQq9oodhNnG+4a06YXa1wMi4nPUX4CDQ17S4eAq7ZUWHQGVhmu40bRjfbMrbyy ZXAR9GT9+eBK3ebcvJZ17Xr3IHigpWw527z0PEiEFLwtipLv7Z6lVIimmxylBUtS3aB9 7F5VStxX1SrzS+2Kw8X22X8eNcBRF7r4+LUfuKZdqx9whNAEbjSQlaHSezmmKyoSZEGx JR8g==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=aG9T+wIG; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [85.214.62.61]) by mx.google.com with ESMTPS id f21-20020a50a6d5000000b0056c06e3883dsi1585753edc.311.2024.04.12.02.55.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 02:55:58 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) client-ip=85.214.62.61; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=aG9T+wIG; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 8C9858820E; Fri, 12 Apr 2024 11:55:25 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="aG9T+wIG"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id A0897881CA; Fri, 12 Apr 2024 11:55:24 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: * X-Spam-Status: No, score=1.2 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_SBL_CSS,SPF_HELO_NONE, SPF_PASS autolearn=no autolearn_force=no version=3.4.2 Received: from mail-oa1-x30.google.com (mail-oa1-x30.google.com [IPv6:2001:4860:4864:20::30]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 3AC45881FC for ; Fri, 12 Apr 2024 11:55:20 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=sumit.garg@linaro.org Received: by mail-oa1-x30.google.com with SMTP id 586e51a60fabf-23333ef4a02so510708fac.1 for ; Fri, 12 Apr 2024 02:55:20 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1712915719; x=1713520519; darn=lists.denx.de; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=82/TQ1E39pwtMwQ9JBj4/O/enzIBlJlLMvA9T9zvATs=; b=aG9T+wIG90n5r+LNMrzTSMOkvwVOptIEgEGZrRhQaZ8igjp42oMPeRlsyPbuWxZbDA V77YxVsm+8kMJsoNZ6DhLhmnjSzkdEvJpL5JgjN4pcUnEMzvjO074HKXKM/kqMTEgjai 4QRxbQy3SnEhi0r/OlBH1sz2pcGaV986m5XoqwWRkoIQwKugzsafp849vsY4RB6JCMjT E5IDCOE74/x3P6N9z9owJ8IUX69h8uhNzAGFgp/apYz8S1/4YdZX13Xmc9qnlwzZVu/a 64Sv9zwFo4nAL4+9vukjpX52UnpYhrQiz6p+pbRpZAM+d27GblcewLpQdOznooGQQWbx yS8Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1712915719; x=1713520519; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=82/TQ1E39pwtMwQ9JBj4/O/enzIBlJlLMvA9T9zvATs=; b=aVNR6aVt2ox+xT8DSVnsfq4qCARyNU+hzy/VYtatcVV1SLQkEz+CG++3TH6A1Z/LH/ sxXMWO+4WZZOzaH9VnuRpEGCOZF6VgIDHMX00Re3ezsZK4Eb7Lbs6ki194EZc9TFKCNH mtWX+nwCHtpxmCNtrcqrkIL3HcozLUHVZdbhsWIos1bddtp/Aw5pklW0+UhxhIpgRHFw Lzyw3elQ9bkG7moic6NlBJ9WeYkRYs0pux/ZjgbAnzZ5oT6mZG9/rAvTZobDFkUpRWyA +oCOQ37XEx75y/VGypo1fiTPQjY+psDCWGULjLDHFBLtm7L/oEqQcWPKlp8dvcCryTE9 F5Mg== X-Gm-Message-State: AOJu0YzxM5gsq8f5qkbAY2hnSaAYO7wTMeWfOMzn20Vv2AjR5a5pxTxv RxMeGlOGFwEwxN0A+E+ViHYi1Mw2FML5nUBLEuAW43vhx+oPRnj3PGdyJu2K104dkSRBWzBFMRF c X-Received: by 2002:a05:6870:f694:b0:22c:ca8c:d133 with SMTP id el20-20020a056870f69400b0022cca8cd133mr2314398oab.23.1712915718718; Fri, 12 Apr 2024 02:55:18 -0700 (PDT) Received: from sumit-X1.. ([223.178.210.92]) by smtp.gmail.com with ESMTPSA id bn19-20020a056a00325300b006ed0b798f1fsm2534839pfb.119.2024.04.12.02.55.14 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 02:55:18 -0700 (PDT) From: Sumit Garg To: u-boot@lists.denx.de Cc: caleb.connolly@linaro.org, neil.armstrong@linaro.org, trini@konsulko.com, lukma@denx.de, seanga2@gmail.com, sjg@chromium.org, laetitia.mariottini@se.com, pascal.eberhard@se.com, abdou.saker@se.com, jimmy.lalande@se.com, benjamin.missey@non.se.com, daniel.thompson@linaro.org, stephan@gerhold.net, Sumit Garg Subject: [PATCH v4 6/7] arm: dts: qcom: Add Schneider HMIBSC board dts Date: Fri, 12 Apr 2024 15:24:37 +0530 Message-Id: <20240412095438.410570-7-sumit.garg@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240412095438.410570-1-sumit.garg@linaro.org> References: <20240412095438.410570-1-sumit.garg@linaro.org> MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean Schneider HMIBSC board dts has already been reviewed upstream on the linux-arm-msm mailing list. So once it comes through the Linux kernel release cycle into the U-Boot dts/upstream subtree, a switch to OF_UPSTREAM can be made. For the time being maintain the U-Boot copy. Link: https://lore.kernel.org/linux-kernel/20240403043416.3800259-4-sumit.garg@linaro.org/ Signed-off-by: Sumit Garg --- arch/arm/dts/apq8016-schneider-hmibsc.dts | 491 ++++++++++++++++++++++ 1 file changed, 491 insertions(+) create mode 100644 arch/arm/dts/apq8016-schneider-hmibsc.dts diff --git a/arch/arm/dts/apq8016-schneider-hmibsc.dts b/arch/arm/dts/apq8016-schneider-hmibsc.dts new file mode 100644 index 00000000000..75c6137e5a1 --- /dev/null +++ b/arch/arm/dts/apq8016-schneider-hmibsc.dts @@ -0,0 +1,491 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) 2015, The Linux Foundation. All rights reserved. + * Copyright (c) 2024, Linaro Ltd. + */ + +/dts-v1/; + +#include "msm8916-pm8916.dtsi" +#include +#include +#include +#include +#include +#include + +/ { + model = "Schneider Electric HMIBSC Board"; + compatible = "schneider,apq8016-hmibsc", "qcom,apq8016"; + + aliases { + i2c1 = &blsp_i2c6; + i2c3 = &blsp_i2c4; + i2c4 = &blsp_i2c3; + mmc0 = &sdhc_1; /* eMMC */ + mmc1 = &sdhc_2; /* SD card */ + serial0 = &blsp_uart1; + serial1 = &blsp_uart2; + spi0 = &blsp_spi5; + usid0 = &pm8916_0; + }; + + chosen { + stdout-path = "serial0"; + }; + + hdmi-out { + compatible = "hdmi-connector"; + type = "a"; + + port { + hdmi_con: endpoint { + remote-endpoint = <&adv7533_out>; + }; + }; + }; + + gpio-keys { + compatible = "gpio-keys"; + autorepeat; + pinctrl-0 = <&msm_key_volp_n_default>; + pinctrl-names = "default"; + + button { + label = "Volume Up"; + linux,code = ; + gpios = <&tlmm 107 GPIO_ACTIVE_LOW>; + }; + }; + + leds { + compatible = "gpio-leds"; + pinctrl-0 = <&pm8916_mpps_leds>; + pinctrl-names = "default"; + + led-1 { + function = LED_FUNCTION_WLAN; + color = ; + gpios = <&pm8916_mpps 2 GPIO_ACTIVE_HIGH>; + linux,default-trigger = "phy0tx"; + default-state = "off"; + }; + + led-2 { + function = LED_FUNCTION_BLUETOOTH; + color = ; + gpios = <&pm8916_mpps 3 GPIO_ACTIVE_HIGH>; + linux,default-trigger = "bluetooth-power"; + default-state = "off"; + }; + }; + + memory@80000000 { + reg = <0 0x80000000 0 0x40000000>; + }; + + reserved-memory { + ramoops@bff00000 { + compatible = "ramoops"; + reg = <0x0 0xbff00000 0x0 0x100000>; + record-size = <0x20000>; + console-size = <0x20000>; + ftrace-size = <0x20000>; + ecc-size = <16>; + }; + }; + + usb-hub { + compatible = "smsc,usb3503"; + reset-gpios = <&pm8916_gpios 1 GPIO_ACTIVE_LOW>; + initial-mode = <1>; + }; + + usb_id: usb-id { + compatible = "linux,extcon-usb-gpio"; + id-gpios = <&tlmm 110 GPIO_ACTIVE_HIGH>; + pinctrl-0 = <&usb_id_default>; + pinctrl-names = "default"; + }; +}; + +&blsp_i2c3 { + status = "okay"; + + eeprom@50 { + compatible = "atmel,24c32"; + reg = <0x50>; + }; +}; + +&blsp_i2c4 { + status = "okay"; + + adv_bridge: bridge@39 { + compatible = "adi,adv7533"; + reg = <0x39>; + interrupts-extended = <&tlmm 31 IRQ_TYPE_EDGE_FALLING>; + + adi,dsi-lanes = <4>; + clocks = <&rpmcc RPM_SMD_BB_CLK2>; + clock-names = "cec"; + pd-gpios = <&tlmm 32 GPIO_ACTIVE_HIGH>; + + avdd-supply = <&pm8916_l6>; + a2vdd-supply = <&pm8916_l6>; + dvdd-supply = <&pm8916_l6>; + pvdd-supply = <&pm8916_l6>; + v1p2-supply = <&pm8916_l6>; + v3p3-supply = <&pm8916_l17>; + + pinctrl-0 = <&adv7533_int_active &adv7533_switch_active>; + pinctrl-1 = <&adv7533_int_suspend &adv7533_switch_suspend>; + pinctrl-names = "default","sleep"; + #sound-dai-cells = <0>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + adv7533_in: endpoint { + remote-endpoint = <&mdss_dsi0_out>; + }; + }; + + port@1 { + reg = <1>; + adv7533_out: endpoint { + remote-endpoint = <&hdmi_con>; + }; + }; + }; + }; +}; + +&blsp_i2c6 { + status = "okay"; + + rtc@30 { + compatible = "sii,s35390a"; + reg = <0x30>; + }; + + eeprom@50 { + compatible = "atmel,24c256"; + reg = <0x50>; + }; +}; + +&blsp_spi5 { + cs-gpios = <&tlmm 18 GPIO_ACTIVE_LOW>; + status = "okay"; + + tpm@0 { + compatible = "infineon,slb9670", "tcg,tpm_tis-spi"; + reg = <0>; + spi-max-frequency = <500000>; + }; +}; + +&blsp_uart1 { + label = "UART0"; + status = "okay"; +}; + +&blsp_uart2 { + label = "UART1"; + status = "okay"; +}; + +&lpass { + status = "okay"; +}; + +&mdss { + status = "okay"; +}; + +&mdss_dsi0_out { + data-lanes = <0 1 2 3>; + remote-endpoint = <&adv7533_in>; +}; + +&pm8916_codec { + qcom,mbhc-vthreshold-low = <75 150 237 450 500>; + qcom,mbhc-vthreshold-high = <75 150 237 450 500>; + status = "okay"; +}; + +&pm8916_gpios { + gpio-line-names = + "USB_HUB_RESET_N_PM", + "USB_SW_SEL_PM", + "NC", + "NC"; + + usb_hub_reset_pm: usb-hub-reset-pm-state { + pins = "gpio1"; + function = PMIC_GPIO_FUNC_NORMAL; + input-disable; + output-high; + }; + + usb_hub_reset_pm_device: usb-hub-reset-pm-device-state { + pins = "gpio1"; + function = PMIC_GPIO_FUNC_NORMAL; + input-disable; + output-low; + }; + + usb_sw_sel_pm: usb-sw-sel-pm-state { + pins = "gpio2"; + function = PMIC_GPIO_FUNC_NORMAL; + power-source = ; + input-disable; + output-high; + }; + + usb_sw_sel_pm_device: usb-sw-sel-pm-device-state { + pins = "gpio2"; + function = PMIC_GPIO_FUNC_NORMAL; + power-source = ; + input-disable; + output-low; + }; +}; + +&pm8916_mpps { + gpio-line-names = + "NC", + "WLAN_LED_CTRL", + "BT_LED_CTRL", + "NC"; + + pm8916_mpps_leds: pm8916-mpps-state { + pins = "mpp2", "mpp3"; + function = "digital"; + output-low; + }; +}; + +&pm8916_resin { + linux,code = ; + status = "okay"; +}; + +&pm8916_rpm_regulators { + pm8916_l17: l17 { + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + }; +}; + +&sdhc_1 { + status = "okay"; +}; + +&sdhc_2 { + pinctrl-0 = <&sdc2_default &sdc2_cd_default>; + pinctrl-1 = <&sdc2_sleep &sdc2_cd_default>; + pinctrl-names = "default", "sleep"; + cd-gpios = <&tlmm 38 GPIO_ACTIVE_LOW>; + status = "okay"; +}; + +&sound { + pinctrl-0 = <&cdc_pdm_default &sec_mi2s_default>; + pinctrl-1 = <&cdc_pdm_sleep &sec_mi2s_sleep>; + pinctrl-names = "default", "sleep"; + model = "HMIBSC"; + audio-routing = + "AMIC2", "MIC BIAS Internal2", + "AMIC3", "MIC BIAS External1"; + status = "okay"; + + quaternary-dai-link { + link-name = "ADV7533"; + cpu { + sound-dai = <&lpass MI2S_QUATERNARY>; + }; + codec { + sound-dai = <&adv_bridge 0>; + }; + }; + + primary-dai-link { + link-name = "WCD"; + cpu { + sound-dai = <&lpass MI2S_PRIMARY>; + }; + codec { + sound-dai = <&lpass_codec 0>, <&pm8916_codec 0>; + }; + }; + + tertiary-dai-link { + link-name = "WCD-Capture"; + cpu { + sound-dai = <&lpass MI2S_TERTIARY>; + }; + codec { + sound-dai = <&lpass_codec 1>, <&pm8916_codec 1>; + }; + }; +}; + +&tlmm { + pinctrl-0 = <&uart1_mux0_rs232_high &uart1_mux1_rs232_low>; + pinctrl-names = "default"; + + adv7533_int_active: adv533-int-active-state { + pins = "gpio31"; + function = "gpio"; + drive-strength = <16>; + bias-disable; + }; + + adv7533_int_suspend: adv7533-int-suspend-state { + pins = "gpio31"; + function = "gpio"; + drive-strength = <2>; + bias-disable; + }; + + adv7533_switch_active: adv7533-switch-active-state { + pins = "gpio32"; + function = "gpio"; + drive-strength = <16>; + bias-disable; + }; + + adv7533_switch_suspend: adv7533-switch-suspend-state { + pins = "gpio32"; + function = "gpio"; + drive-strength = <2>; + bias-disable; + }; + + msm_key_volp_n_default: msm-key-volp-n-default-state { + pins = "gpio107"; + function = "gpio"; + drive-strength = <8>; + bias-pull-up; + }; + + sdc2_cd_default: sdc2-cd-default-state { + pins = "gpio38"; + function = "gpio"; + drive-strength = <2>; + bias-disable; + }; + + /* + * UART1 being the debug console supports various modes of + * operation (RS-232/485/422) controlled via GPIOs configured + * mux as follows: + * + * gpio100 gpio99 UART mode + * 0 0 loopback + * 0 1 RS-232 + * 1 0 RS-485 + * 1 1 RS-422 + * + * The default mode configured here is RS-232 mode. + */ + uart1_mux0_rs232_high: uart1-mux0-rs232-state { + bootph-all; + pins = "gpio99"; + function = "gpio"; + drive-strength = <16>; + bias-disable; + output-high; + }; + + uart1_mux1_rs232_low: uart1-mux1-rs232-state { + bootph-all; + pins = "gpio100"; + function = "gpio"; + drive-strength = <16>; + bias-disable; + output-low; + }; + + usb_id_default: usb-id-default-state { + pins = "gpio110"; + function = "gpio"; + drive-strength = <8>; + bias-pull-up; + }; +}; + +&usb { + extcon = <&usb_id>, <&usb_id>; + pinctrl-0 = <&usb_sw_sel_pm &usb_hub_reset_pm>; + pinctrl-1 = <&usb_sw_sel_pm_device &usb_hub_reset_pm_device>; + pinctrl-names = "default", "device"; + status = "okay"; +}; + +&usb_hs_phy { + extcon = <&usb_id>; +}; + +&wcnss { + firmware-name = "qcom/apq8016/wcnss.mbn"; + status = "okay"; +}; + +&wcnss_ctrl { + firmware-name = "qcom/apq8016/WCNSS_qcom_wlan_nv_sbc.bin"; +}; + +&wcnss_iris { + compatible = "qcom,wcn3620"; +}; + +&wcnss_mem { + status = "okay"; +}; + +/* PINCTRL - additions to nodes defined in msm8916.dtsi */ + +/* + * 2mA drive strength is not enough when connecting multiple + * I2C devices with different pull up resistors. + */ +&blsp_i2c4_default { + drive-strength = <16>; +}; + +&blsp_i2c6_default { + drive-strength = <16>; +}; + +&blsp_uart1_default { + bootph-all; +}; + +/* Enable CoreSight */ +&cti0 { status = "okay"; }; +&cti1 { status = "okay"; }; +&cti12 { status = "okay"; }; +&cti13 { status = "okay"; }; +&cti14 { status = "okay"; }; +&cti15 { status = "okay"; }; +&debug0 { status = "okay"; }; +&debug1 { status = "okay"; }; +&debug2 { status = "okay"; }; +&debug3 { status = "okay"; }; +&etf { status = "okay"; }; +&etm0 { status = "okay"; }; +&etm1 { status = "okay"; }; +&etm2 { status = "okay"; }; +&etm3 { status = "okay"; }; +&etr { status = "okay"; }; +&funnel0 { status = "okay"; }; +&funnel1 { status = "okay"; }; +&replicator { status = "okay"; }; +&stm { status = "okay"; }; +&tpiu { status = "okay"; }; From patchwork Fri Apr 12 09:54:38 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sumit Garg X-Patchwork-Id: 788285 Delivered-To: patch@linaro.org Received: by 2002:adf:e6ca:0:b0:346:15ad:a2a with SMTP id y10csp631400wrm; Fri, 12 Apr 2024 02:56:09 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCVe+paE0mPWPxQ+Ogj6mJr4d92oK+0ne1dWJ3QGD34XLqsQ79LOtw0noV4DLwceUtaeuFMyJbQ/fb4/77/mH/5A X-Google-Smtp-Source: AGHT+IH3cWEsfelr1VI5PoXzPvcikcHWsy0IKh/341lHzg+dRd/45BPY1TIHK4DD6t/ahsdSOaph X-Received: by 2002:a50:d78c:0:b0:56e:2356:bce4 with SMTP id w12-20020a50d78c000000b0056e2356bce4mr1507954edi.31.1712915769145; Fri, 12 Apr 2024 02:56:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1712915769; cv=none; d=google.com; s=arc-20160816; b=CnDjeNZruRWB7hjbd4p6Uwp3OX9JEAGI6wr/qDVUIaL6msGEUiil1cT01BHGwhftsK BUORsp/ISF01nlm8bFQopzugWouuSU1RKpXfFK3S2W/aW0buPU8agPUgR8pCE0C/k4mO ukrP6yL1v7O7M20sx4AyARas/jqUT44yPj9U46yPfneHnT37mEREHK8ehKMWlExZJU4n WUjxeSmrXUsHSYocKPtdlomkFu2iqw8qpFWr+y+vYEWkYAmlV2SlsKrQE0iOqUb3+HjK /xWfJVrPoymOSHZyoqbiV4fr19agg0zWB+G1Sxzi2qeoDBEaICwE4dtm6p2u75jRqGGH xsyQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=/JN0+5Bb4OHcxDdT0YeF0RVWaUWAh30NJq196W3nUn4=; fh=T5H15yVH0x76eljP78R1SA5aX1AOqAQ+w8cgext4uuk=; b=CxvEs92FfR8MR3yYcWpQ152SoLejssA8KfmTHq38HNAVSC0FKp6/MgSfKgMSKM7wNw K5TvjNkwlbiYQCOS/oMq4StmpA16TBinuXuoqYIdCLz7PYMFagHMfGXfgHlwyM7Pa9gO +L42V+wAy+kqXIEWRXNqLlqQkeH7ZL9iHVDHc6QF+dJ85FTfBwKz7pvDDI70/IA8rIHu BG/ef/rIiieY9CK/+oo6hN9k7+1m8Lb5vbH/+iYGzgy1GrqHBLo7jbkkgSf49lsSKcTQ 46v5TSCkkJWBmRNS80WlG4e7PTUv9f77zKJpXhCHyQMqMPS0aGi1ne6hnacEdfDgBvHJ JneQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=mwUSAnN2; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [85.214.62.61]) by mx.google.com with ESMTPS id w3-20020a05640234c300b0056c134754d3si1560351edc.241.2024.04.12.02.56.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 02:56:09 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) client-ip=85.214.62.61; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=mwUSAnN2; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 08A658803B; Fri, 12 Apr 2024 11:55:29 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="mwUSAnN2"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id CEB3088011; Fri, 12 Apr 2024 11:55:27 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: * X-Spam-Status: No, score=1.2 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_SBL_CSS,SPF_HELO_NONE, SPF_PASS autolearn=no autolearn_force=no version=3.4.2 Received: from mail-oo1-xc2f.google.com (mail-oo1-xc2f.google.com [IPv6:2607:f8b0:4864:20::c2f]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 3942A881FC for ; Fri, 12 Apr 2024 11:55:25 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=sumit.garg@linaro.org Received: by mail-oo1-xc2f.google.com with SMTP id 006d021491bc7-5a9df87e7bbso528063eaf.0 for ; Fri, 12 Apr 2024 02:55:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1712915724; x=1713520524; darn=lists.denx.de; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=/JN0+5Bb4OHcxDdT0YeF0RVWaUWAh30NJq196W3nUn4=; b=mwUSAnN26Cwhggs0MWSaTXWxGGOZLZz7WFdAz4w5wJ0tADrsNMTjDtG4VCbv5KiyJk fFqDCWtMITbJKbYPJIiZCEIzVYXC9mBoNYu89+lnzAHvdGN7m1EBIIXONbJh+pnwfdQc 2Uf1Ls4aauNem580n71xvZf8LvKBXQCedRMArPrHGA+HCkNnDeNeNwHNoEhTsWeX2hgH LDRbwkORznIj1MOIJy5fXA8rZSCXIXwc1gnARtF6oIwM+Rrdb444EwmiW4dQpJ8MYjAB +l7P4/ABViyu5u4V+YureiooGVUQD7ds2/IQ2T1L0pakT1hH6leHT+ei2ZZGGWTTEIZ0 eTbQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1712915724; x=1713520524; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=/JN0+5Bb4OHcxDdT0YeF0RVWaUWAh30NJq196W3nUn4=; b=YmGsoj2yKEiijOmdlKodzPHCv/Ex/RZtQSSdzE26lo19OQgdPx5u5CqezIVPThyjdj P23bRru7Jr+z7mZQldYUqMxrRKjqb1hooAwjKL1GAoiSg4n6Ij0aT0OPb6q+nrQyD5OR Ido0O86OWJmzQv2YhVnwGUaPKkXty1MnF9BUyjsHqI0ClZS6BXp221IXN2RPPqFdDrmf IECd0dHxjB5vRcvdrJgHLMHB/4lCnGkyARtrDOgpel6sb5Sjl+Rn9bKhV0prmap+o4Oh LO8ORRnH7Frw/0V8aBpumKQJiRovJIe29wRh/9clw79htpMnbhttCxjnlSZCeuHG5z0y DCIw== X-Gm-Message-State: AOJu0Yw6cNUhRJHmcw2/i52ifKDqstYdDZ3qtj6zT+VLuURlvYql4ZfD ZVnOAMElJj/EvM7lhEZnuY2AEzObH2WJ1WjNv10RqpALGV+r9m1b+VxteGSjxvgER13SVJQfm4u t X-Received: by 2002:a05:6870:9122:b0:22a:28b3:3e9c with SMTP id o34-20020a056870912200b0022a28b33e9cmr2129437oae.18.1712915723811; Fri, 12 Apr 2024 02:55:23 -0700 (PDT) Received: from sumit-X1.. ([223.178.210.92]) by smtp.gmail.com with ESMTPSA id bn19-20020a056a00325300b006ed0b798f1fsm2534839pfb.119.2024.04.12.02.55.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Apr 2024 02:55:23 -0700 (PDT) From: Sumit Garg To: u-boot@lists.denx.de Cc: caleb.connolly@linaro.org, neil.armstrong@linaro.org, trini@konsulko.com, lukma@denx.de, seanga2@gmail.com, sjg@chromium.org, laetitia.mariottini@se.com, pascal.eberhard@se.com, abdou.saker@se.com, jimmy.lalande@se.com, benjamin.missey@non.se.com, daniel.thompson@linaro.org, stephan@gerhold.net, Sumit Garg Subject: [PATCH v4 7/7] board: add support for Schneider HMIBSC board Date: Fri, 12 Apr 2024 15:24:38 +0530 Message-Id: <20240412095438.410570-8-sumit.garg@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240412095438.410570-1-sumit.garg@linaro.org> References: <20240412095438.410570-1-sumit.garg@linaro.org> MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean Support for Schneider Electric HMIBSC. Features: - Qualcomm Snapdragon 410C SoC - APQ8016 (4xCortex A53, Adreno 306) - 2GiB RAM - 64GiB eMMC, SD slot - WiFi and Bluetooth - 2x Host, 1x Device USB port - HDMI - Discrete TPM2 chip over SPI Features enabled in U-Boot: - RAUC updates - Environment protection - USB based ethernet adaptors Signed-off-by: Sumit Garg --- board/schneider/hmibsc/MAINTAINERS | 6 +++ board/schneider/hmibsc/hmibsc.env | 40 ++++++++++++++ configs/hmibsc_defconfig | 87 ++++++++++++++++++++++++++++++ doc/board/index.rst | 1 + doc/board/schneider/hmibsc.rst | 45 ++++++++++++++++ doc/board/schneider/index.rst | 9 ++++ include/configs/hmibsc.h | 16 ++++++ 7 files changed, 204 insertions(+) create mode 100644 board/schneider/hmibsc/MAINTAINERS create mode 100644 board/schneider/hmibsc/hmibsc.env create mode 100644 configs/hmibsc_defconfig create mode 100644 doc/board/schneider/hmibsc.rst create mode 100644 doc/board/schneider/index.rst create mode 100644 include/configs/hmibsc.h diff --git a/board/schneider/hmibsc/MAINTAINERS b/board/schneider/hmibsc/MAINTAINERS new file mode 100644 index 00000000000..0f31bbda966 --- /dev/null +++ b/board/schneider/hmibsc/MAINTAINERS @@ -0,0 +1,6 @@ +HMIBSC BOARD +M: Sumit Garg +S: Maintained +F: board/schneider/hmibsc/ +F: include/configs/hmibsc.h +F: configs/hmibsc_defconfig diff --git a/board/schneider/hmibsc/hmibsc.env b/board/schneider/hmibsc/hmibsc.env new file mode 100644 index 00000000000..da3d892f91d --- /dev/null +++ b/board/schneider/hmibsc/hmibsc.env @@ -0,0 +1,40 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ + +loadaddr=0x90000000 +bootcmd= + echo "Booting RAUC A/B system"; + setenv devtype mmc; setenv devnum 0; + test -n "${BOOT_ORDER}" || setenv BOOT_ORDER "A B"; + test -n "${BOOT_A_LEFT}" || setenv BOOT_A_LEFT 3; + test -n "${BOOT_B_LEFT}" || setenv BOOT_B_LEFT 3; + setenv raucslot; + for BOOT_SLOT in "${BOOT_ORDER}"; do + if test "x${raucslot}" != "x"; then + echo "skip remaining slots..."; + elif test "x${BOOT_SLOT}" = "xA"; then + if test ${BOOT_A_LEFT} -gt 0; then + setexpr BOOT_A_LEFT ${BOOT_A_LEFT} - 1; + echo "Found valid RAUC slot A"; + setenv raucslot "rauc.slot=A"; + setenv raucpart A; setenv distro_bootpart 6; + fi; + elif test "x${BOOT_SLOT}" = "xB"; then + if test ${BOOT_B_LEFT} -gt 0; then + setexpr BOOT_B_LEFT ${BOOT_B_LEFT} - 1; + echo "Found valid RAUC slot B"; + setenv raucslot "rauc.slot=B"; + setenv raucpart B; setenv distro_bootpart 7; + fi; + fi; + done; + if test -n "${raucslot}"; then + setenv bootargs console=ttyMSM1 root=PARTLABEL=rootfs_${raucpart} rw rootwait ${raucslot}; + saveenv; + else + echo "No valid RAUC slot found. Resetting tries to 3"; + setenv BOOT_A_LEFT 3; + setenv BOOT_B_LEFT 3; + saveenv; + reset; + fi; + load ${devtype} ${devnum}:${distro_bootpart} ${loadaddr} /boot/fitImage && bootm; diff --git a/configs/hmibsc_defconfig b/configs/hmibsc_defconfig new file mode 100644 index 00000000000..a07689894ef --- /dev/null +++ b/configs/hmibsc_defconfig @@ -0,0 +1,87 @@ +CONFIG_ARM=y +CONFIG_SYS_VENDOR="schneider" +CONFIG_SYS_BOARD="hmibsc" +CONFIG_ENABLE_ARM_SOC_BOOT0_HOOK=y +CONFIG_ARCH_SNAPDRAGON=y +CONFIG_TEXT_BASE=0x8f600000 +CONFIG_SYS_MALLOC_LEN=0x802000 +CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y +CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x8007fff0 +CONFIG_ENV_SIZE=0x2000 +CONFIG_ENV_OFFSET=0x0 +CONFIG_DEFAULT_DEVICE_TREE="apq8016-schneider-hmibsc" +# CONFIG_OF_UPSTREAM is not set +CONFIG_OF_LIBFDT_OVERLAY=y +CONFIG_IDENT_STRING="\nSchneider Electric-HMIBSC" +CONFIG_SYS_LOAD_ADDR=0x80080000 +CONFIG_REMAKE_ELF=y +# CONFIG_ANDROID_BOOT_IMAGE is not set +CONFIG_FIT=y +CONFIG_HUSH_PARSER=y +CONFIG_SYS_CBSIZE=2048 +# CONFIG_DISPLAY_CPUINFO is not set +# CONFIG_DISPLAY_BOARDINFO is not set +CONFIG_SYS_PROMPT="hmibsc => " +CONFIG_SYS_MAXARGS=64 +CONFIG_CMD_DHCP=y +CONFIG_CMD_PING=y +CONFIG_CMD_FS_GENERIC=y +# CONFIG_CMD_IMI is not set +CONFIG_CMD_MD5SUM=y +CONFIG_CMD_MEMINFO=y +CONFIG_CMD_EXT2=y +CONFIG_CMD_EXT4=y +CONFIG_CMD_FAT=y +CONFIG_CMD_GPIO=y +CONFIG_CMD_GPT=y +CONFIG_CMD_MMC=y +CONFIG_CMD_PART=y +CONFIG_CMD_USB=y +CONFIG_BOOTP_BOOTFILESIZE=y +CONFIG_CMD_CACHE=y +CONFIG_CMD_TIMER=y +CONFIG_CMD_ENV_FLAGS=y +CONFIG_CMD_ENV_EXISTS=y +CONFIG_CMD_NVEDIT_INFO=y +CONFIG_ENV_WRITEABLE_LIST=y +CONFIG_ENV_ACCESS_IGNORE_FORCE=y +CONFIG_ENV_IS_IN_MMC=y +CONFIG_SYS_RELOC_GD_ENV_ADDR=y +CONFIG_SYS_MMC_ENV_PART=2 +CONFIG_BUTTON_QCOM_PMIC=y +CONFIG_CLK=y +CONFIG_CLK_QCOM_APQ8016=y +CONFIG_USB_FUNCTION_FASTBOOT=y +CONFIG_FASTBOOT_BUF_ADDR=0x91000000 +CONFIG_FASTBOOT_FLASH=y +CONFIG_FASTBOOT_FLASH_MMC_DEV=0 +CONFIG_MSM_GPIO=y +CONFIG_QCOM_PMIC_GPIO=y +CONFIG_LED=y +CONFIG_LED_GPIO=y +CONFIG_MMC_SDHCI=y +CONFIG_MMC_SDHCI_MSM=y +CONFIG_PHY=y +CONFIG_PINCTRL=y +CONFIG_PINCONF=y +CONFIG_PINCTRL_QCOM_APQ8016=y +CONFIG_DM_PMIC=y +CONFIG_PMIC_QCOM=y +CONFIG_MSM_SERIAL=y +CONFIG_SPMI_MSM=y +CONFIG_USB=y +CONFIG_USB_EHCI_HCD=y +CONFIG_USB_EHCI_MSM=y +CONFIG_USB_ULPI_VIEWPORT=y +CONFIG_USB_ULPI=y +CONFIG_USB_HOST_ETHER=y +CONFIG_USB_ETHER_ASIX=y +CONFIG_USB_ETHER_ASIX88179=y +CONFIG_USB_ETHER_MCS7830=y +CONFIG_USB_ETHER_SMSC95XX=y +CONFIG_PHYLIB=y +CONFIG_USB_ETHER_LAN75XX=y +CONFIG_USB_GADGET=y +CONFIG_USB_GADGET_VENDOR_NUM=0x18d1 +CONFIG_USB_GADGET_PRODUCT_NUM=0xd00d +CONFIG_CI_UDC=y diff --git a/doc/board/index.rst b/doc/board/index.rst index f0a11f84ccc..428faa810be 100644 --- a/doc/board/index.rst +++ b/doc/board/index.rst @@ -42,6 +42,7 @@ Board-specific doc renesas/index rockchip/index samsung/index + schneider/index sielaff/index siemens/index sifive/index diff --git a/doc/board/schneider/hmibsc.rst b/doc/board/schneider/hmibsc.rst new file mode 100644 index 00000000000..f09fb5af1b3 --- /dev/null +++ b/doc/board/schneider/hmibsc.rst @@ -0,0 +1,45 @@ +.. SPDX-License-Identifier: GPL-2.0+ +.. sectionauthor:: Sumit Garg + +HMIBSC +====== + +The HMIBSC is an IIoT Edge Box Core board based on the Qualcomm APQ8016E SoC. +More information can be found on the `SE product page`_. + +U-Boot can be used as a replacement for Qualcomm's original Android bootloader +(a fork of Little Kernel/LK). Like LK, it is installed directly into the ``aboot`` +partition. Note that the U-Boot port used to be loaded as an Android boot image +through LK. This is no longer the case, now U-Boot can replace LK entirely. + +.. _SE product page: https://www.se.com/us/en/product/HMIBSCEA53D1L0T/iiot-edge-box-core-harmony-ipc-emmc-dc-linux-tpm/ + +Build steps +----------- + +First, setup ``CROSS_COMPILE`` for aarch64. Then, build U-Boot for ``hmibsc``:: + + $ export CROSS_COMPILE= + $ make hmibsc_defconfig + $ make + +This will build ``u-boot.elf`` in the configured output directory. + +Installation +------------ + +Although the HMIBSC does not have secure boot set up by default, the firmware +still expects firmware ELF images to be "signed". The signature does not provide +any security in this case, but it provides the firmware with some required +metadata. + +To "sign" ``u-boot.elf`` you can use e.g. `qtestsign`_:: + + $ ./qtestsign.py aboot u-boot.elf + +Then install the resulting ``u-boot-test-signed.mbn`` to the ``aboot`` partition +on your device, e.g. with ``fastboot flash aboot u-boot-test-signed.mbn``. + +U-Boot should be running after a reboot (``fastboot reboot``). + +.. _qtestsign: https://github.com/msm8916-mainline/qtestsign diff --git a/doc/board/schneider/index.rst b/doc/board/schneider/index.rst new file mode 100644 index 00000000000..55792ed3100 --- /dev/null +++ b/doc/board/schneider/index.rst @@ -0,0 +1,9 @@ +.. SPDX-License-Identifier: GPL-2.0+ + +Schneider Electric +================== + +.. toctree:: + :maxdepth: 2 + + hmibsc diff --git a/include/configs/hmibsc.h b/include/configs/hmibsc.h new file mode 100644 index 00000000000..27404c80fdf --- /dev/null +++ b/include/configs/hmibsc.h @@ -0,0 +1,16 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * Board configuration file for HMIBSC + * + * (C) Copyright 2024 Sumit Garg + */ + +#ifndef __CONFIGS_HMIBSC_H +#define __CONFIGS_HMIBSC_H + +/* PHY needs a longer aneg time */ +#define PHY_ANEG_TIMEOUT 8000 + +#define CFG_ENV_FLAGS_LIST_STATIC "BOOT_A_LEFT:dw,BOOT_B_LEFT:dw,BOOT_ORDER:sw" + +#endif