From patchwork Fri Jul 5 09:57:22 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Niklas Cassel X-Patchwork-Id: 168527 Delivered-To: patch@linaro.org Received: by 2002:a92:4782:0:0:0:0:0 with SMTP id e2csp3355581ilk; Fri, 5 Jul 2019 02:58:56 -0700 (PDT) X-Google-Smtp-Source: APXvYqxNLKI3tF72jpygRD01MNvrXd/ls88iPyXwK3gay6GtjR+i4t9u/qbYxjD87Ho+9SO5V2lV X-Received: by 2002:a17:902:e281:: with SMTP id cf1mr4215013plb.271.1562320736713; Fri, 05 Jul 2019 02:58:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1562320736; cv=none; d=google.com; s=arc-20160816; b=apA4v/QUWszX+NziqYaOgpRxCtdUEN02SovkTgCeMIkkDxkiLAEaZS/CP5wUAY8yhw yPiCi8deFwvvmdUvmJPn9r7pJRJgaRkM+prLC1Mllx2YYFx/tKk/7QVTnc0l7w3bovrT qmdfQ/aNH3P+IOt4rTzRISWXJqrNj3HKBerXhANHeglojo9Lr9K49ngjQyvDAH2A19gW c1Yb4AZkOVZhW7KYokw2EFnwb9d6Zd+xopv27WmTyx2spibJrnWn+dXJ+5z0k7pAujWo 8CQSLEKKVdgKBLBm8wUd1EVV+wiZ3UAUNcDlbGAfhvx9S4YMjLPePdDtQI97noZQuYUK cVMA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=pEaC9vh6OUt5Yw3W6CBMkrWKJe0qMyPzPLc3TIBi7pI=; b=syC5jGcs5PiwjM5FXbgZ2nLu67vroqVWPXjvlr9x0xlVhmhWOj+uGWUmnT+3wW92Ol vtyyNb280xHT8g4X6zF8BK1FA+CD+PcJ7+GA8UwwMa9qUsXfYmKgU3uEvMTyZZCb7IBc oT5fK/1ZF1HwfJchZjo0P0Q9tRmf4qdQtfydktaMEbTm2DrMD7Td9NuIv50dlrBJThkK XzRgeVUDvyX4dULaOFeQMJ6d3+/CA6SiEMIO3rS1bbYVJYTOzk3RONByz9/LmgcZuYtc bRshx2uuohbVhG532i+G6CHaLyitGCQHge80OkXV3p3VBXIaRxNL0OiUyuJrxRGMb0Dm Triw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=jrRHvC78; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a17si8726825pfk.246.2019.07.05.02.58.56; Fri, 05 Jul 2019 02:58:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=jrRHvC78; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728549AbfGEJ6y (ORCPT + 8 others); Fri, 5 Jul 2019 05:58:54 -0400 Received: from mail-lf1-f48.google.com ([209.85.167.48]:40037 "EHLO mail-lf1-f48.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728544AbfGEJ6x (ORCPT ); Fri, 5 Jul 2019 05:58:53 -0400 Received: by mail-lf1-f48.google.com with SMTP id b17so2343318lff.7 for ; Fri, 05 Jul 2019 02:58:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=pEaC9vh6OUt5Yw3W6CBMkrWKJe0qMyPzPLc3TIBi7pI=; b=jrRHvC78XK7DAJD6zwlnK62gRSEHlf0dPpyGjTmrtsLKOTI5ykiwAJ2gS4gSKp5Os+ 7YXesuyWOS6hsuOM6Mogbydpjl9q9iAgilSCGS9SDdKNF4obc6aIydJMOIERx7QJHN2+ Ie/7GiYjdnP192CwyGmgYjB/EcXEGqB+kux79S85Jr4EB7/l+oUoCSTpwGtfODWfsJUd suxBixSAi5iQDSg8NTpWnezRCi3Qseh0DlX+UGjns80NcxcZH2uxretW9u/cAwQ2F+r5 SXrBulvf2fuwgLTBa0f1jTD9QUw1EsuJvbpG7cNT6zJuXpIm3b57eVcn7EfGkjxs7DEu Qq1Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=pEaC9vh6OUt5Yw3W6CBMkrWKJe0qMyPzPLc3TIBi7pI=; b=NFWu8v5QfxmDPmvDtIOlqC/lcAMa04rQ9qH6hb6G8sfbp+RNZrBH2yJE8VF6S7BwnQ 0VqYcJJv+vCZGIQScBnueQw7+0SZvFLWft9xfYgEhRkoQhamySco7hfWogNgAW0HkDr6 YZCy4ypqdxmjFl0qiWUdA6lalNeQ8S7wW+jN9+4z+ctgVZMNE1q7QkD9pPMNdkzxWLwA bewrsSWa8zVBhsXu5loJ3JBTGCJb0EafFK0BPf1xHPKLH9LGf0z9f2jxEvWbjGNh4JVw YYAJVKMdcJ5iwIRxn8VHA8b5UvmvVuBrRMpQqs468IQ7J/SlBkz4Yuzj+JYSXlpAJi05 m6uw== X-Gm-Message-State: APjAAAUzJ69OYgB7SYq3i3YX4aicYIurjQ22nc4esA+5q/Sfoo61ehTv hbZEWCJLJCe8LY6/OVoToF48hw== X-Received: by 2002:ac2:5938:: with SMTP id v24mr1515252lfi.161.1562320731559; Fri, 05 Jul 2019 02:58:51 -0700 (PDT) Received: from localhost.localdomain (ua-83-226-34-119.bbcust.telenor.se. [83.226.34.119]) by smtp.gmail.com with ESMTPSA id m5sm1152111lfa.47.2019.07.05.02.58.50 (version=TLS1_3 cipher=AEAD-AES256-GCM-SHA384 bits=256/256); Fri, 05 Jul 2019 02:58:51 -0700 (PDT) From: Niklas Cassel To: Andy Gross Cc: linux-arm-msm@vger.kernel.org, jorge.ramirez-ortiz@linaro.org, sboyd@kernel.org, vireshk@kernel.org, bjorn.andersson@linaro.org, ulf.hansson@linaro.org, Niklas Cassel , Rob Herring , Mark Rutland , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 11/13] arm64: dts: qcom: qcs404: Add CPR and populate OPP table Date: Fri, 5 Jul 2019 11:57:22 +0200 Message-Id: <20190705095726.21433-12-niklas.cassel@linaro.org> X-Mailer: git-send-email 2.21.0 In-Reply-To: <20190705095726.21433-1-niklas.cassel@linaro.org> References: <20190705095726.21433-1-niklas.cassel@linaro.org> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add CPR and populate OPP table. Co-developed-by: Jorge Ramirez-Ortiz Signed-off-by: Jorge Ramirez-Ortiz Signed-off-by: Niklas Cassel --- arch/arm64/boot/dts/qcom/qcs404.dtsi | 145 +++++++++++++++++++++++++-- 1 file changed, 137 insertions(+), 8 deletions(-) -- 2.21.0 diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi index ff9198740431..5b6276c3ec42 100644 --- a/arch/arm64/boot/dts/qcom/qcs404.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi @@ -38,7 +38,8 @@ #cooling-cells = <2>; clocks = <&apcs_glb>; operating-points-v2 = <&cpu_opp_table>; - cpu-supply = <&pms405_s3>; + power-domains = <&cprpd>; + power-domain-names = "cpr"; }; CPU1: cpu@101 { @@ -51,7 +52,8 @@ #cooling-cells = <2>; clocks = <&apcs_glb>; operating-points-v2 = <&cpu_opp_table>; - cpu-supply = <&pms405_s3>; + power-domains = <&cprpd>; + power-domain-names = "cpr"; }; CPU2: cpu@102 { @@ -64,7 +66,8 @@ #cooling-cells = <2>; clocks = <&apcs_glb>; operating-points-v2 = <&cpu_opp_table>; - cpu-supply = <&pms405_s3>; + power-domains = <&cprpd>; + power-domain-names = "cpr"; }; CPU3: cpu@103 { @@ -77,7 +80,8 @@ #cooling-cells = <2>; clocks = <&apcs_glb>; operating-points-v2 = <&cpu_opp_table>; - cpu-supply = <&pms405_s3>; + power-domains = <&cprpd>; + power-domain-names = "cpr"; }; L2_0: l2-cache { @@ -101,20 +105,40 @@ }; cpu_opp_table: cpu-opp-table { - compatible = "operating-points-v2"; + compatible = "operating-points-v2-kryo-cpu"; opp-shared; opp-1094400000 { opp-hz = /bits/ 64 <1094400000>; - opp-microvolt = <1224000 1224000 1224000>; + required-opps = <&cpr_opp1>; }; opp-1248000000 { opp-hz = /bits/ 64 <1248000000>; - opp-microvolt = <1288000 1288000 1288000>; + required-opps = <&cpr_opp2>; }; opp-1401600000 { opp-hz = /bits/ 64 <1401600000>; - opp-microvolt = <1384000 1384000 1384000>; + required-opps = <&cpr_opp3>; + }; + }; + + cpr_opp_table: cpr-opp-table { + compatible = "operating-points-v2-qcom-level"; + + cpr_opp1: opp1 { + opp-level = <1>; + qcom,opp-fuse-level = <1>; + opp-hz = /bits/ 64 <1094400000>; + }; + cpr_opp2: opp2 { + opp-level = <2>; + qcom,opp-fuse-level = <2>; + opp-hz = /bits/ 64 <1248000000>; + }; + cpr_opp3: opp3 { + opp-level = <3>; + qcom,opp-fuse-level = <3>; + opp-hz = /bits/ 64 <1401600000>; }; }; @@ -294,6 +318,62 @@ tsens_caldata: caldata@d0 { reg = <0x1f8 0x14>; }; + cpr_efuse_speedbin: speedbin@13c { + reg = <0x13c 0x4>; + bits = <2 3>; + }; + cpr_efuse_quot_offset1: qoffset1@231 { + reg = <0x231 0x4>; + bits = <4 7>; + }; + cpr_efuse_quot_offset2: qoffset2@232 { + reg = <0x232 0x4>; + bits = <3 7>; + }; + cpr_efuse_quot_offset3: qoffset3@233 { + reg = <0x233 0x4>; + bits = <2 7>; + }; + cpr_efuse_init_voltage1: ivoltage1@229 { + reg = <0x229 0x4>; + bits = <4 6>; + }; + cpr_efuse_init_voltage2: ivoltage2@22a { + reg = <0x22a 0x4>; + bits = <2 6>; + }; + cpr_efuse_init_voltage3: ivoltage3@22b { + reg = <0x22b 0x4>; + bits = <0 6>; + }; + cpr_efuse_quot1: quot1@22b { + reg = <0x22b 0x4>; + bits = <6 12>; + }; + cpr_efuse_quot2: quot2@22d { + reg = <0x22d 0x4>; + bits = <2 12>; + }; + cpr_efuse_quot3: quot3@230 { + reg = <0x230 0x4>; + bits = <0 12>; + }; + cpr_efuse_ring1: ring1@228 { + reg = <0x228 0x4>; + bits = <0 3>; + }; + cpr_efuse_ring2: ring2@228 { + reg = <0x228 0x4>; + bits = <4 3>; + }; + cpr_efuse_ring3: ring3@229 { + reg = <0x229 0x4>; + bits = <0 3>; + }; + cpr_efuse_revision: revision@218 { + reg = <0x218 0x4>; + bits = <3 3>; + }; }; rng: rng@e3000 { @@ -901,6 +981,55 @@ clock-names = "xo"; }; + cprpd: cpr@b018000 { + compatible = "qcom,qcs404-cpr", "qcom,cpr"; + reg = <0x0b018000 0x1000>; + interrupts = <0 15 IRQ_TYPE_EDGE_RISING>; + clocks = <&xo_board>; + clock-names = "ref"; + vdd-apc-supply = <&pms405_s3>; + #power-domain-cells = <0>; + operating-points-v2 = <&cpr_opp_table>; + acc-syscon = <&tcsr>; + + nvmem-cells = <&cpr_efuse_quot_offset1>, + <&cpr_efuse_quot_offset2>, + <&cpr_efuse_quot_offset3>, + <&cpr_efuse_init_voltage1>, + <&cpr_efuse_init_voltage2>, + <&cpr_efuse_init_voltage3>, + <&cpr_efuse_quot1>, + <&cpr_efuse_quot2>, + <&cpr_efuse_quot3>, + <&cpr_efuse_ring1>, + <&cpr_efuse_ring2>, + <&cpr_efuse_ring3>, + <&cpr_efuse_revision>; + nvmem-cell-names = "cpr_quotient_offset1", + "cpr_quotient_offset2", + "cpr_quotient_offset3", + "cpr_init_voltage1", + "cpr_init_voltage2", + "cpr_init_voltage3", + "cpr_quotient1", + "cpr_quotient2", + "cpr_quotient3", + "cpr_ring_osc1", + "cpr_ring_osc2", + "cpr_ring_osc3", + "cpr_fuse_revision"; + + qcom,cpr-timer-delay-us = <5000>; + qcom,cpr-timer-cons-up = <0>; + qcom,cpr-timer-cons-down = <2>; + qcom,cpr-up-threshold = <1>; + qcom,cpr-down-threshold = <3>; + qcom,cpr-idle-clocks = <15>; + qcom,cpr-gcnt-us = <1>; + qcom,vdd-apc-step-up-limit = <1>; + qcom,vdd-apc-step-down-limit = <1>; + }; + timer@b120000 { #address-cells = <1>; #size-cells = <1>;