From patchwork Sat Jul 22 08:52:45 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Konrad Dybcio X-Patchwork-Id: 705503 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id C516DC001DE for ; Sat, 22 Jul 2023 08:52:59 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229907AbjGVIw6 (ORCPT ); Sat, 22 Jul 2023 04:52:58 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48742 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229640AbjGVIw5 (ORCPT ); Sat, 22 Jul 2023 04:52:57 -0400 Received: from mail-lf1-x135.google.com (mail-lf1-x135.google.com [IPv6:2a00:1450:4864:20::135]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0144226B1 for ; Sat, 22 Jul 2023 01:52:55 -0700 (PDT) Received: by mail-lf1-x135.google.com with SMTP id 2adb3069b0e04-4fba8f2197bso4298966e87.3 for ; Sat, 22 Jul 2023 01:52:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1690015974; x=1690620774; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=oLi0ZxQW1HPTfc+V8jkz5vcYl8Z+aYUPawOmFoE8J38=; b=X58oriPd1dkJhPP8sly94KSAJqrO2uFkX8CLOO5gEUpSYgCZQgKClTjMqKHGxGg+SQ tuQ+cGocCdhnZcAsSOPseGsoHA8N+Yw92oGriX/kUPGBcSUJf6O8Vin1rkxB/NnowuoG X94GoHQ2f+mQ4pqSrH1Gcz6VsH6Cfd+WWoS3X7WbEdV9V1meXHd67fIjuFTcBV94fxmS cW3rVxdVuw/FrfqelPaYWypeLsCMeJ6I/12brYeoP+L3lG+cvV/5o7CDM82SisV9gCy7 X3bIjAJT3QGThNcC5WbHLYxLdpWRl1E7q4oiLCdVtC7g/ee86Gg98mmHhjwhS4hTU/1m TEvQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1690015974; x=1690620774; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=oLi0ZxQW1HPTfc+V8jkz5vcYl8Z+aYUPawOmFoE8J38=; b=VJNvBb0YehbHWZwDgTT1v2Y29SkBfcY4lyOVU4B9D7BTi2ZTvzwmcHUZR70BSy60eY XaadVNQgQpePp6K/DTECSD50CPLP3PnNPsNdbW1+ZDbRXQNZGwKNa2Av7rs7n2j5Zxrk NgIM6JnNaO0vO3nApL2WW3p8aII7fHLgD5dMgMi5kkRK4iQ1wqMiXGMTgpeWLuJDmhII 0J2ASvKV03UPhBlQWOrTzTf91YTgXzq1ELtuylVkW8jX17AUQDURVMsxATfyVhxsb0ub WxaaxHe9wGk+1bgDjKmNeaphDyDcj2i5ych9PfrhlqX7WNhIk6pA11b7mz6ioSaNIU7P 7LUA== X-Gm-Message-State: ABy/qLYgGAopBTFMXbNlMUl4QahyvtKPT5/6iQX2VQ+RvMGodrrlzBwE 6SauPmxL3+FyxNYBZgC3oaUDDA== X-Google-Smtp-Source: APBJJlHGQI8qaUrOKPg6gnzzv8f+08Icu/BhHhKInUry0hT/Y1cw/896sWky5wPZg8NhbfGl7kokjA== X-Received: by 2002:a19:6d16:0:b0:4f8:4177:e087 with SMTP id i22-20020a196d16000000b004f84177e087mr2437113lfc.47.1690015974292; Sat, 22 Jul 2023 01:52:54 -0700 (PDT) Received: from [192.168.1.101] (abyj181.neoplus.adsl.tpnet.pl. [83.9.29.181]) by smtp.gmail.com with ESMTPSA id x9-20020ac259c9000000b004fbf5242e8bsm1107034lfn.231.2023.07.22.01.52.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 22 Jul 2023 01:52:53 -0700 (PDT) From: Konrad Dybcio Date: Sat, 22 Jul 2023 10:52:45 +0200 Subject: [PATCH 1/3] dt-bindings: pinctrl: qcom,sm6115-lpass-lpi: add SM6115 LPASS TLMM MIME-Version: 1.0 Message-Id: <20230722-topic-6115_lpasstlmm-v1-1-32d1643d8774@linaro.org> References: <20230722-topic-6115_lpasstlmm-v1-0-32d1643d8774@linaro.org> In-Reply-To: <20230722-topic-6115_lpasstlmm-v1-0-32d1643d8774@linaro.org> To: Andy Gross , Bjorn Andersson , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Srinivas Kandagatla , Catalin Marinas , Will Deacon Cc: Marijn Suijten , Konrad Dybcio , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Konrad Dybcio X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1690015971; l=4326; i=konrad.dybcio@linaro.org; s=20230215; h=from:subject:message-id; bh=c43yKRy0X3J5bR0oJzd2QzC0RF8oja+5GuFLw0rnLyM=; b=iVWBp23i34c79z8+M30T/6QTmi7ZvcvfJOz4DOcbFsetM4DlLtYcHMx7GHiGwEO/BEDqUfTHf da1bCH1Q/V+D3poxjeyBpMA0fOkaE/ObabBdbVr0EHNNcQ1T3CliTtQ X-Developer-Key: i=konrad.dybcio@linaro.org; a=ed25519; pk=iclgkYvtl2w05SSXO5EjjSYlhFKsJ+5OSZBjOkQuEms= Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org Add bindings for pin controller in SM6115 Low Power Audio SubSystem LPASS). Signed-off-by: Konrad Dybcio --- .../pinctrl/qcom,sm6115-lpass-lpi-pinctrl.yaml | 135 +++++++++++++++++++++ 1 file changed, 135 insertions(+) diff --git a/Documentation/devicetree/bindings/pinctrl/qcom,sm6115-lpass-lpi-pinctrl.yaml b/Documentation/devicetree/bindings/pinctrl/qcom,sm6115-lpass-lpi-pinctrl.yaml new file mode 100644 index 000000000000..1fe876e6bd66 --- /dev/null +++ b/Documentation/devicetree/bindings/pinctrl/qcom,sm6115-lpass-lpi-pinctrl.yaml @@ -0,0 +1,135 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pinctrl/qcom,sm6115-lpass-lpi-pinctrl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm SM6115 SoC LPASS LPI TLMM + +maintainers: + - Konrad Dybcio + - Srinivas Kandagatla + +description: + Top Level Mode Multiplexer pin controller in the Low Power Audio SubSystem + (LPASS) Low Power Island (LPI) of Qualcomm SM6115 SoC. + +properties: + compatible: + const: qcom,sm6115-lpass-lpi-pinctrl + + reg: + items: + - description: LPASS LPI TLMM Control and Status registers + - description: LPASS LPI MCC registers + + clocks: + items: + - description: LPASS Audio voting clock + + clock-names: + items: + - const: audio + + gpio-controller: true + + "#gpio-cells": + description: Specifying the pin number and flags, as defined in + include/dt-bindings/gpio/gpio.h + const: 2 + + gpio-ranges: + maxItems: 1 + +patternProperties: + "-state$": + oneOf: + - $ref: "#/$defs/qcom-sm6115-lpass-state" + - patternProperties: + "-pins$": + $ref: "#/$defs/qcom-sm6115-lpass-state" + additionalProperties: false + +$defs: + qcom-sm6115-lpass-state: + type: object + description: + Pinctrl node's client devices use subnodes for desired pin configuration. + Client device subnodes use below standard properties. + $ref: /schemas/pinctrl/pincfg-node.yaml + + properties: + pins: + description: + List of gpio pins affected by the properties specified in this + subnode. + items: + pattern: "^gpio([0-9]|1[0-9]|2[0-2])$" + + function: + enum: [ dmic01_clk, dmic01_data, dmic23_clk, dmic23_data, gpio, i2s1_clk, + i2s1_data, i2s1_ws, i2s2_clk, i2s2_data, i2s2_ws, i2s3_clk, + i2s3_data, i2s3_ws, qua_mi2s_data, qua_mi2s_sclk, qua_mi2s_ws, + swr_rx_clk, swr_rx_data, swr_tx_clk, swr_tx_data, wsa_mclk ] + description: + Specify the alternative function to be configured for the specified + pins. + + drive-strength: + enum: [2, 4, 6, 8, 10, 12, 14, 16] + default: 2 + description: + Selects the drive strength for the specified pins, in mA. + + slew-rate: + enum: [0, 1, 2, 3] + default: 0 + description: | + 0: No adjustments + 1: Higher Slew rate (faster edges) + 2: Lower Slew rate (slower edges) + 3: Reserved (No adjustments) + + bias-bus-hold: true + bias-pull-down: true + bias-pull-up: true + bias-disable: true + input-enable: true + output-high: true + output-low: true + + required: + - pins + - function + + additionalProperties: false + +allOf: + - $ref: pinctrl.yaml# + +required: + - compatible + - reg + - clocks + - clock-names + - gpio-controller + - "#gpio-cells" + - gpio-ranges + +additionalProperties: false + +examples: + - | + #include + + lpass_tlmm: pinctrl@a7c0000 { + compatible = "qcom,sm6115-lpass-lpi-pinctrl"; + reg = <0x0a7c0000 0x20000>, + <0x0a950000 0x10000>; + clocks = <&q6afecc LPASS_HW_DCODEC_VOTE LPASS_CLK_ATTRIBUTE_COUPLE_NO>; + clock-names = "audio"; + + gpio-controller; + #gpio-cells = <2>; + gpio-ranges = <&lpass_tlmm 0 0 15>; + }; From patchwork Sat Jul 22 08:52:46 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Konrad Dybcio X-Patchwork-Id: 705677 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 86558C41513 for ; Sat, 22 Jul 2023 08:53:02 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229933AbjGVIxA (ORCPT ); Sat, 22 Jul 2023 04:53:00 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48782 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229866AbjGVIw7 (ORCPT ); Sat, 22 Jul 2023 04:52:59 -0400 Received: from mail-lj1-x231.google.com (mail-lj1-x231.google.com [IPv6:2a00:1450:4864:20::231]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D873926A9 for ; Sat, 22 Jul 2023 01:52:57 -0700 (PDT) Received: by mail-lj1-x231.google.com with SMTP id 38308e7fff4ca-2b95d5ee18dso40754811fa.1 for ; Sat, 22 Jul 2023 01:52:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1690015976; x=1690620776; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=ULv1gtSBz2/RqVh7g8QECl3MG95lu7C/IPGuU3tUbaY=; b=k1vVS21UXPGtqU4w8b4uSDZhNRoYS55f+4kCQWo9PjRTj1Dz+VVWIxsLoXunNf9M8Q okcq8kT/+CbV1sFSv1KatIrWc4Shkhn2F5bT11TjLJgYxmCaljv5qEVapEHICoTNfKag 7xG3+WqK5TI7tazx/kGQ5cUYSRPjinatMUHExUnnB5fCCzgaoeY5cbOCnFyNlsJeyVSS pH/kLw932jHTecKkMfPqLfjo6JMFss0MQSMQi47jiUoMw5tQbgQcmg1ATTvUY+Bg+9BS ymyIAISc1w45lXaDOkpWplad0O+wp51zSCbBE9T4C3zdCVoCPAOkH5Oz/2z7D5s5GMGA 6Oew== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1690015976; x=1690620776; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=ULv1gtSBz2/RqVh7g8QECl3MG95lu7C/IPGuU3tUbaY=; b=N0Lfg29LV2h3AB8UPpW9UmfwXAUhhgEozKgRknmrMau0yvz42r3qzV7ErsVzHX+Uep 8S+3gtUceRvyCq1SQrUhoxRGSqLwllxR4R8LSM13Ywow0tbnhIf7i9BjuzuAUJFBgrQN SlvogMhcjObZr1leOXe82CCK31Phn+SOvZG/mo3I4We5V59PMsWF0aLuPKjiArbSJiAz sYGRsALpNtoNABnFj/FGfkUL99vlQvVice6n+kQPY9f6+au9HLuGs96Ck4/C/T6i4y0m hwOBxbuGhXpAQAYgrGEobzs11eP96AN462DQYCSeqoEDx+20+2mtdrRma37EXD66MU9y f7fQ== X-Gm-Message-State: ABy/qLYu8yNnhmRbi5AkybfSIgcoO2YfzJb/Y5VaAZEVpV65q8WIpYjW jLQNSaKDKMpLX86bMnMDZbNlsA== X-Google-Smtp-Source: APBJJlFJnEnHtLLfzuRlWHHugK/HRdGcBRcQwh/qJshebXbeoQEHIYuYEJx+jRXuC/8EblgEHi9ANg== X-Received: by 2002:ac2:48aa:0:b0:4fd:d481:ff35 with SMTP id u10-20020ac248aa000000b004fdd481ff35mr2599347lfg.42.1690015975833; Sat, 22 Jul 2023 01:52:55 -0700 (PDT) Received: from [192.168.1.101] (abyj181.neoplus.adsl.tpnet.pl. [83.9.29.181]) by smtp.gmail.com with ESMTPSA id x9-20020ac259c9000000b004fbf5242e8bsm1107034lfn.231.2023.07.22.01.52.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 22 Jul 2023 01:52:55 -0700 (PDT) From: Konrad Dybcio Date: Sat, 22 Jul 2023 10:52:46 +0200 Subject: [PATCH 2/3] pinctrl: qcom: Introduce SM6115 LPI pinctrl driver MIME-Version: 1.0 Message-Id: <20230722-topic-6115_lpasstlmm-v1-2-32d1643d8774@linaro.org> References: <20230722-topic-6115_lpasstlmm-v1-0-32d1643d8774@linaro.org> In-Reply-To: <20230722-topic-6115_lpasstlmm-v1-0-32d1643d8774@linaro.org> To: Andy Gross , Bjorn Andersson , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Srinivas Kandagatla , Catalin Marinas , Will Deacon Cc: Marijn Suijten , Konrad Dybcio , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Konrad Dybcio X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1690015971; l=8437; i=konrad.dybcio@linaro.org; s=20230215; h=from:subject:message-id; bh=dUlMVDn4FZ150DyZa1NExE/bjgAU68qgmu4DlhznUvU=; b=d75pp8MQv1q3z00d0F6/TjnrQmSkBQ9xWd+nml643W1bEH74VwcCLYegiefljSTAHoEmRIao7 TA9GDkbunWuB7u0wMLxIJp4Jnh1AUHP8ThzRC9ghREd7igGtjxh0sXK X-Developer-Key: i=konrad.dybcio@linaro.org; a=ed25519; pk=iclgkYvtl2w05SSXO5EjjSYlhFKsJ+5OSZBjOkQuEms= Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org Add support for the pin controller block on SM6115's Low Power Island. Signed-off-by: Konrad Dybcio --- drivers/pinctrl/qcom/Kconfig | 9 ++ drivers/pinctrl/qcom/Makefile | 1 + drivers/pinctrl/qcom/pinctrl-sm6115-lpass-lpi.c | 175 ++++++++++++++++++++++++ 3 files changed, 185 insertions(+) diff --git a/drivers/pinctrl/qcom/Kconfig b/drivers/pinctrl/qcom/Kconfig index 634c75336983..c6ef38032c05 100644 --- a/drivers/pinctrl/qcom/Kconfig +++ b/drivers/pinctrl/qcom/Kconfig @@ -68,6 +68,15 @@ config PINCTRL_SC7280_LPASS_LPI Qualcomm Technologies Inc LPASS (Low Power Audio SubSystem) LPI (Low Power Island) found on the Qualcomm Technologies Inc SC7280 platform. +config PINCTRL_SM6115_LPASS_LPI + tristate "Qualcomm Technologies Inc SM6115 LPASS LPI pin controller driver" + depends on ARM64 || COMPILE_TEST + depends on PINCTRL_LPASS_LPI + help + This is the pinctrl, pinmux, pinconf and gpiolib driver for the + Qualcomm Technologies Inc LPASS (Low Power Audio SubSystem) LPI + (Low Power Island) found on the Qualcomm Technologies Inc SM6115 platform. + config PINCTRL_SM8250_LPASS_LPI tristate "Qualcomm Technologies Inc SM8250 LPASS LPI pin controller driver" depends on ARM64 || COMPILE_TEST diff --git a/drivers/pinctrl/qcom/Makefile b/drivers/pinctrl/qcom/Makefile index 426ddbf35f32..d1179d8b2c42 100644 --- a/drivers/pinctrl/qcom/Makefile +++ b/drivers/pinctrl/qcom/Makefile @@ -44,6 +44,7 @@ obj-$(CONFIG_PINCTRL_SDX55) += pinctrl-sdx55.o obj-$(CONFIG_PINCTRL_SDX65) += pinctrl-sdx65.o obj-$(CONFIG_PINCTRL_SDX75) += pinctrl-sdx75.o obj-$(CONFIG_PINCTRL_SM6115) += pinctrl-sm6115.o +obj-$(CONFIG_PINCTRL_SM6115_LPASS_LPI) += pinctrl-sm6115-lpass-lpi.o obj-$(CONFIG_PINCTRL_SM6125) += pinctrl-sm6125.o obj-$(CONFIG_PINCTRL_SM6350) += pinctrl-sm6350.o obj-$(CONFIG_PINCTRL_SM6375) += pinctrl-sm6375.o diff --git a/drivers/pinctrl/qcom/pinctrl-sm6115-lpass-lpi.c b/drivers/pinctrl/qcom/pinctrl-sm6115-lpass-lpi.c new file mode 100644 index 000000000000..2b09bf171a2c --- /dev/null +++ b/drivers/pinctrl/qcom/pinctrl-sm6115-lpass-lpi.c @@ -0,0 +1,175 @@ +// SPDX-License-Identifier: GPL-2.0-only +/* + * Copyright (c) 2016-2019, The Linux Foundation. All rights reserved. + * Copyright (c) 2020, 2023 Linaro Ltd. + */ + +#include +#include +#include + +#include "pinctrl-lpass-lpi.h" + +enum lpass_lpi_functions { + LPI_MUX_dmic01_clk, + LPI_MUX_dmic01_data, + LPI_MUX_dmic23_clk, + LPI_MUX_dmic23_data, + LPI_MUX_i2s1_clk, + LPI_MUX_i2s1_data, + LPI_MUX_i2s1_ws, + LPI_MUX_i2s2_clk, + LPI_MUX_i2s2_data, + LPI_MUX_i2s2_ws, + LPI_MUX_i2s3_clk, + LPI_MUX_i2s3_data, + LPI_MUX_i2s3_ws, + LPI_MUX_qua_mi2s_data, + LPI_MUX_qua_mi2s_sclk, + LPI_MUX_qua_mi2s_ws, + LPI_MUX_swr_rx_clk, + LPI_MUX_swr_rx_data, + LPI_MUX_swr_tx_clk, + LPI_MUX_swr_tx_data, + LPI_MUX_wsa_mclk, + LPI_MUX_gpio, + LPI_MUX__, +}; + +static int gpio0_pins[] = { 0 }; +static int gpio1_pins[] = { 1 }; +static int gpio2_pins[] = { 2 }; +static int gpio3_pins[] = { 3 }; +static int gpio4_pins[] = { 4 }; +static int gpio5_pins[] = { 5 }; +static int gpio6_pins[] = { 6 }; +static int gpio7_pins[] = { 7 }; +static int gpio8_pins[] = { 8 }; +static int gpio9_pins[] = { 9 }; +static int gpio10_pins[] = { 10 }; +static int gpio11_pins[] = { 11 }; +static int gpio12_pins[] = { 12 }; +static int gpio13_pins[] = { 13 }; +static int gpio14_pins[] = { 14 }; +static int gpio15_pins[] = { 15 }; +static int gpio16_pins[] = { 16 }; +static int gpio17_pins[] = { 17 }; +static int gpio18_pins[] = { 18 }; + +static const struct pinctrl_pin_desc sm6115_lpi_pins[] = { + PINCTRL_PIN(0, "gpio0"), + PINCTRL_PIN(1, "gpio1"), + PINCTRL_PIN(2, "gpio2"), + PINCTRL_PIN(3, "gpio3"), + PINCTRL_PIN(4, "gpio4"), + PINCTRL_PIN(5, "gpio5"), + PINCTRL_PIN(6, "gpio6"), + PINCTRL_PIN(7, "gpio7"), + PINCTRL_PIN(8, "gpio8"), + PINCTRL_PIN(9, "gpio9"), + PINCTRL_PIN(10, "gpio10"), + PINCTRL_PIN(11, "gpio11"), + PINCTRL_PIN(12, "gpio12"), + PINCTRL_PIN(13, "gpio13"), + PINCTRL_PIN(14, "gpio14"), + PINCTRL_PIN(15, "gpio15"), + PINCTRL_PIN(16, "gpio16"), + PINCTRL_PIN(17, "gpio17"), + PINCTRL_PIN(18, "gpio18"), +}; + +static const char * const dmic01_clk_groups[] = { "gpio6" }; +static const char * const dmic01_data_groups[] = { "gpio7" }; +static const char * const dmic23_clk_groups[] = { "gpio8" }; +static const char * const dmic23_data_groups[] = { "gpio9" }; +static const char * const i2s1_clk_groups[] = { "gpio6" }; +static const char * const i2s1_data_groups[] = { "gpio8", "gpio9" }; +static const char * const i2s1_ws_groups[] = { "gpio7" }; +static const char * const i2s2_clk_groups[] = { "gpio10" }; +static const char * const i2s2_data_groups[] = { "gpio12", "gpio13" }; +static const char * const i2s2_ws_groups[] = { "gpio11" }; +static const char * const i2s3_clk_groups[] = { "gpio14" }; +static const char * const i2s3_data_groups[] = { "gpio16", "gpio17" }; +static const char * const i2s3_ws_groups[] = { "gpio15" }; +static const char * const qua_mi2s_data_groups[] = { "gpio2", "gpio3", "gpio4", "gpio5" }; +static const char * const qua_mi2s_sclk_groups[] = { "gpio0" }; +static const char * const qua_mi2s_ws_groups[] = { "gpio1" }; +static const char * const swr_rx_clk_groups[] = { "gpio3" }; +static const char * const swr_rx_data_groups[] = { "gpio4", "gpio5" }; +static const char * const swr_tx_clk_groups[] = { "gpio0" }; +static const char * const swr_tx_data_groups[] = { "gpio1", "gpio2" }; +static const char * const wsa_mclk_groups[] = { "gpio18" }; + +static const struct lpi_pingroup sm6115_groups[] = { + LPI_PINGROUP(0, 0, swr_tx_clk, qua_mi2s_sclk, _, _), + LPI_PINGROUP(1, 2, swr_tx_data, qua_mi2s_ws, _, _), + LPI_PINGROUP(2, 4, swr_tx_data, qua_mi2s_data, _, _), + LPI_PINGROUP(3, 8, swr_rx_clk, qua_mi2s_data, _, _), + LPI_PINGROUP(4, 10, swr_rx_data, qua_mi2s_data, _, _), + LPI_PINGROUP(5, 12, swr_rx_data, _, qua_mi2s_data, _), + LPI_PINGROUP(6, LPI_NO_SLEW, dmic01_clk, i2s1_clk, _, _), + LPI_PINGROUP(7, LPI_NO_SLEW, dmic01_data, i2s1_ws, _, _), + LPI_PINGROUP(8, LPI_NO_SLEW, dmic23_clk, i2s1_data, _, _), + LPI_PINGROUP(9, LPI_NO_SLEW, dmic23_data, i2s1_data, _, _), + LPI_PINGROUP(10, LPI_NO_SLEW, i2s2_clk, _, _, _), + LPI_PINGROUP(11, LPI_NO_SLEW, i2s2_ws, _, _, _), + LPI_PINGROUP(12, LPI_NO_SLEW, _, i2s2_data, _, _), + LPI_PINGROUP(13, LPI_NO_SLEW, _, i2s2_data, _, _), + LPI_PINGROUP(14, LPI_NO_SLEW, i2s3_clk, _, _, _), + LPI_PINGROUP(15, LPI_NO_SLEW, i2s3_ws, _, _, _), + LPI_PINGROUP(16, LPI_NO_SLEW, i2s3_data, _, _, _), + LPI_PINGROUP(17, LPI_NO_SLEW, i2s3_data, _, _, _), + LPI_PINGROUP(18, 14, wsa_mclk, _, _, _), +}; + +static const struct lpi_function sm6115_functions[] = { + LPI_FUNCTION(dmic01_clk), + LPI_FUNCTION(dmic01_data), + LPI_FUNCTION(dmic23_clk), + LPI_FUNCTION(dmic23_data), + LPI_FUNCTION(i2s1_clk), + LPI_FUNCTION(i2s1_data), + LPI_FUNCTION(i2s1_ws), + LPI_FUNCTION(i2s2_clk), + LPI_FUNCTION(i2s2_data), + LPI_FUNCTION(i2s2_ws), + LPI_FUNCTION(i2s3_clk), + LPI_FUNCTION(i2s3_data), + LPI_FUNCTION(i2s3_ws), + LPI_FUNCTION(qua_mi2s_data), + LPI_FUNCTION(qua_mi2s_sclk), + LPI_FUNCTION(qua_mi2s_ws), + LPI_FUNCTION(swr_rx_clk), + LPI_FUNCTION(swr_rx_data), + LPI_FUNCTION(swr_tx_clk), + LPI_FUNCTION(swr_tx_data), + LPI_FUNCTION(wsa_mclk), +}; + +static const struct lpi_pinctrl_variant_data sm6115_lpi_data = { + .pins = sm6115_lpi_pins, + .npins = ARRAY_SIZE(sm6115_lpi_pins), + .groups = sm6115_groups, + .ngroups = ARRAY_SIZE(sm6115_groups), + .functions = sm6115_functions, + .nfunctions = ARRAY_SIZE(sm6115_functions), +}; + +static const struct of_device_id lpi_pinctrl_of_match[] = { + { .compatible = "qcom,sm6115-lpass-lpi-pinctrl", .data = &sm6115_lpi_data }, + { } +}; +MODULE_DEVICE_TABLE(of, lpi_pinctrl_of_match); + +static struct platform_driver lpi_pinctrl_driver = { + .driver = { + .name = "qcom-sm6115-lpass-lpi-pinctrl", + .of_match_table = lpi_pinctrl_of_match, + }, + .probe = lpi_pinctrl_probe, + .remove = lpi_pinctrl_remove, +}; + +module_platform_driver(lpi_pinctrl_driver); +MODULE_DESCRIPTION("QTI SM6115 LPI GPIO pin control driver"); +MODULE_LICENSE("GPL"); From patchwork Sat Jul 22 08:52:47 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Konrad Dybcio X-Patchwork-Id: 705502 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8A1CAEB64DA for ; Sat, 22 Jul 2023 08:53:06 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229953AbjGVIxF (ORCPT ); Sat, 22 Jul 2023 04:53:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48794 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229921AbjGVIxA (ORCPT ); Sat, 22 Jul 2023 04:53:00 -0400 Received: from mail-lf1-x135.google.com (mail-lf1-x135.google.com [IPv6:2a00:1450:4864:20::135]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CFEB826B2 for ; Sat, 22 Jul 2023 01:52:58 -0700 (PDT) Received: by mail-lf1-x135.google.com with SMTP id 2adb3069b0e04-4fddd4e942eso3896860e87.3 for ; Sat, 22 Jul 2023 01:52:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1690015977; x=1690620777; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=fIc8M4Qy3pFtVj2yi3L/SVZu8FUlQ6AWEoOSAi/6fH8=; b=w4DBPj+CXb3LrpeNPsUTPCjt58AFkJroHXqKy03TGeJmIlozv0/+1zaT8iyCRksAxS WQp/vlzwYm0R8yxuxRFsDbE9R/Zl8N9YTc1jXDQyreHKD084CdyYw2hptAbwqTUewGdq 7sv+NJr+YJXGCzTtmlQ+uDU4XUiSsaXs6ssjGzPhoRZNG8YTClNhRaB1Zqq5LKaB2+Ev lANYKqREpAv4/6WiewyVlatAkUNj/K/2YQ87wMqN66StPF4ev2d2UB9xN6LQ3Y498uxY j/VqnJGc+yGqj1BoIvYtdqAmblhqofdBcZFbO5oSvXgB9JYshegKdj5CJEvm+VY4cMsb cmAg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1690015977; x=1690620777; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fIc8M4Qy3pFtVj2yi3L/SVZu8FUlQ6AWEoOSAi/6fH8=; b=LW4G40NzAxoXxZglfca6sZ43eiZF1URnMexdLMTn6HWd0NzVCwxn/5vPRw8BrK+qUz 4KkYvc7lWRUZkgwrqGQkXCuSKb0vA7vQTa/h97bgziz2o2SfmqzpVdmcqZmxOlKq+mAn g0VI3nmsmHB1N7kRKA7RfhT2YuU15AjXUp0O1H0wN7W+7zEp/N1nI/a1JU/Q4EBJZpFh xvqAgWLeGqEkq8Ew6UWH9ZDT7+D4/7ee2cPz/Y/gWws/tYV7L86VcInp5pWmMJdIHWxi C5qqncSZPDDGNyJ4OF4mRnmrB3GZIflb7xemsLzBIZFbgn9H4atgwoDBrHHmeaI29i9h lL/A== X-Gm-Message-State: ABy/qLagY62Ug+Vv1LnkqAkzjEv9e+ljXc7mD1HektoY258Hbua5ZXNA WQvmAcSu7ev7j2S7Q2S7xPrxig== X-Google-Smtp-Source: APBJJlGKaR4gCCj53dKyGL/HJZH1SQtSpJI1WmJ0zg1lrDyiUoaYykapWQ9JpphfzyWhzBk8QTTgKA== X-Received: by 2002:ac2:47f1:0:b0:4fb:763c:af54 with SMTP id b17-20020ac247f1000000b004fb763caf54mr2451752lfp.62.1690015977235; Sat, 22 Jul 2023 01:52:57 -0700 (PDT) Received: from [192.168.1.101] (abyj181.neoplus.adsl.tpnet.pl. [83.9.29.181]) by smtp.gmail.com with ESMTPSA id x9-20020ac259c9000000b004fbf5242e8bsm1107034lfn.231.2023.07.22.01.52.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 22 Jul 2023 01:52:56 -0700 (PDT) From: Konrad Dybcio Date: Sat, 22 Jul 2023 10:52:47 +0200 Subject: [PATCH 3/3] arm64: defconfig: enable Qualcomm SM6115 LPASS pinctrl MIME-Version: 1.0 Message-Id: <20230722-topic-6115_lpasstlmm-v1-3-32d1643d8774@linaro.org> References: <20230722-topic-6115_lpasstlmm-v1-0-32d1643d8774@linaro.org> In-Reply-To: <20230722-topic-6115_lpasstlmm-v1-0-32d1643d8774@linaro.org> To: Andy Gross , Bjorn Andersson , Linus Walleij , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Srinivas Kandagatla , Catalin Marinas , Will Deacon Cc: Marijn Suijten , Konrad Dybcio , linux-arm-msm@vger.kernel.org, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Konrad Dybcio X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=ed25519-sha256; t=1690015971; l=718; i=konrad.dybcio@linaro.org; s=20230215; h=from:subject:message-id; bh=3c7z5lg3GdcTEBcbEgugsr8/arhScheGCYc9FCflb+g=; b=iaV0Oo8qCRBQGYyEEEkhvqpIZMrYxKbgTwYDTKy7dp0vjQox3xllLm87sbnc5qQUJaSeIEeLa Yk6uRWOKKDJAFcRmgo6eMSuEL3MR5RHiz9PS08SFeSkezXHmNgeNWNF X-Developer-Key: i=konrad.dybcio@linaro.org; a=ed25519; pk=iclgkYvtl2w05SSXO5EjjSYlhFKsJ+5OSZBjOkQuEms= Precedence: bulk List-ID: X-Mailing-List: linux-gpio@vger.kernel.org Enable the Qualcomm SM6115 LPASS TLMM pin controller driver for providing GPIOs/pins for audio block on SM6115 based boards (e.g. QTI RB2). Signed-off-by: Konrad Dybcio Reviewed-by: Krzysztof Kozlowski --- arch/arm64/configs/defconfig | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 6cbf6eb59378..6911101db09e 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -587,6 +587,7 @@ CONFIG_PINCTRL_SDM660=y CONFIG_PINCTRL_SDM670=y CONFIG_PINCTRL_SDM845=y CONFIG_PINCTRL_SM6115=y +CONFIG_PINCTRL_SM6115_LPASS_LPI=m CONFIG_PINCTRL_SM6125=y CONFIG_PINCTRL_SM6350=y CONFIG_PINCTRL_SM6375=y