From patchwork Tue May 21 09:35:12 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Amit Kucheria X-Patchwork-Id: 164698 Delivered-To: patch@linaro.org Received: by 2002:a92:9e1a:0:0:0:0:0 with SMTP id q26csp1375124ili; Tue, 21 May 2019 02:35:34 -0700 (PDT) X-Google-Smtp-Source: APXvYqzCdpkCjjwXK62GpNWxzLL7T2dM2DR37dsnW1vWXJwkCObrOCj42TQiDHFL1YZRQN2Jsr3b X-Received: by 2002:a65:51cb:: with SMTP id i11mr77930955pgq.390.1558431334374; Tue, 21 May 2019 02:35:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1558431334; cv=none; d=google.com; s=arc-20160816; b=pTf6S189Xo5w27DHByjEnyliCzKB/tCzoFX0u20osiMcmivFosFMFDTHkf5pOU9MV1 p5lzkxP9tly/ndnwvuVAzsvR+EsKrS25hf0AvCSguNUXPGEhoSFG0ssZ9RCp6AqvSO7a H4DY54d3hTgoRktDnYBS+TQIlQTnRXqDagSQbzSKmkvNRpQgLGcMwoXzulIrbLEr8bXW WhTo1FOgZI27SQuW50sOaf02HRLmt9M7HkUkvylXEm0/BqsOzPC3ILrFjydMlu8ELpxu DB0xh4xdBZZtCLB68ZBHOIHaeGodd4A+dgvWNVCMWd5LuKXdrfenhb9AQFCrnlq5hCFO I9bQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature; bh=FnxOSFCClFXBL/MQEoj2x4esQGTm7evFd77Wm/m1NK4=; b=N6EXtKVMTqM++Bl27Y1s8BEG12tuWWy5mlen1xtgC7J5xGgWXaox/moHMwLz8DnVyP tJH1VAiPsqx+wREhaGiowDRjht6LgJZzD2UN7RyVIh8/LY0SspwIYOCfL82AKjs9ngJv US5j8L8KCev429Z+6ZUFtpJm95wAuoEtD8LPq4g0VJHc+O8WffEiYLDfuPMibBIMbfj2 Gh2Ujb7aRbgC1p+v2lmdt4MhTsJAoSyAkE4Tw8eRG1e8eqtCM/mbM3eEL4yYcQSpydey umTKAr1QdAxTBdolOdq55I2ebIxKDoOUL5ikPd8cBvrQxujgxFy7va00SxK0OPdJxefs 0f7A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=FFvJMEer; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j185si10516587pge.465.2019.05.21.02.35.34; Tue, 21 May 2019 02:35:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=FFvJMEer; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727572AbfEUJfd (ORCPT + 15 others); Tue, 21 May 2019 05:35:33 -0400 Received: from mail-pf1-f194.google.com ([209.85.210.194]:43754 "EHLO mail-pf1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727564AbfEUJfc (ORCPT ); Tue, 21 May 2019 05:35:32 -0400 Received: by mail-pf1-f194.google.com with SMTP id c6so8760934pfa.10 for ; Tue, 21 May 2019 02:35:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=FnxOSFCClFXBL/MQEoj2x4esQGTm7evFd77Wm/m1NK4=; b=FFvJMEerPN6RTzJ+NEOY16l+7iMM0ppRraH6BWkcq2lCBKg0mIogK7V9VC0mYcnoFC lpcwM2Gk+YfdcAdRsD1nkSSdLsZUylUpeLVeBwh0oBruUCaG9/tx8N6CnMySTJwPQVOp 4Zcw1MxuGUvdcMaMWCGCeZXje44wam6ITlpgXVwK6Dc87G6IaG/nRabVCKTEJLTppkUO i3lgHNB01l3pm9EN1IpqlE91qR/FgJv4Ca/zhN6x8+WEkKKyLjd2ZBLFT4BAeggnr2C9 7U7qr/o1nxk0MfPBf5UVzNw3gO95qTis3Vw3EEfBCyjpdLtzvF/AH8mrQuUsFr4CIwaK Q+Zg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=FnxOSFCClFXBL/MQEoj2x4esQGTm7evFd77Wm/m1NK4=; b=lerQhofBGNINlFBwh08gkbv/R1D0GG2BeczqiW/G36I7Grioca+sL7n1u+Wu/1tlCZ mg+C7ctV5FRCG99+77yGrOVa7BVr9uH1d3sr+NePX/shIX/ro1r601ET/hjcwYN48ID2 jT6QpPCdX6CET4B3tIARgfPjXOsxjH8zNMJxD6ko4Atf/cOgdOSKbOfDfm8PPgvZvtbr g75ykwysKeOCpFBlpO41U8v9r/atlDA58MnV8lEVjlWXU39fJONx1xfXNP+uHz1wp3nP ogLptbHJbRJReqK4QGgzpEwUqhnE3YEuQJC7K6YJ3rSGRQVIVOlr66QIS1g0fL+H+YK9 C4Gg== X-Gm-Message-State: APjAAAUO62zSx2JktvN45zjt/y4hFwSVJP7mDjlwgdQDVfwKQyiBa0kc LcMTpUMl7CP39xl6d/kySlBx5Q== X-Received: by 2002:a63:1354:: with SMTP id 20mr79407935pgt.356.1558431331764; Tue, 21 May 2019 02:35:31 -0700 (PDT) Received: from localhost ([49.248.189.249]) by smtp.gmail.com with ESMTPSA id l21sm28759496pff.40.2019.05.21.02.35.30 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 21 May 2019 02:35:31 -0700 (PDT) From: Amit Kucheria To: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, bjorn.andersson@linaro.org, agross@kernel.org, niklas.cassel@linaro.org, marc.w.gonzalez@free.fr, sibis@codeaurora.org, daniel.lezcano@linaro.org, Andy Gross , David Brown , Li Yang , Shawn Guo Cc: devicetree@vger.kernel.org Subject: [PATCH v2 2/9] Documentation: arm: Link idle-states binding to "enable-method" property Date: Tue, 21 May 2019 15:05:12 +0530 Message-Id: <9dc4ce06143de48039e841c337fafa7cb9c8d7d2.1558430617.git.amit.kucheria@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: References: In-Reply-To: References: Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org The "enable-method" property for cpu nodes needs to be "psci" for CPU idle management to be setup correctly. Add a note to the binding documentation to this effect to make it obvious. Signed-off-by: Amit Kucheria Acked-by: Sudeep Holla --- .../devicetree/bindings/arm/idle-states.txt | 13 ++++++++++--- 1 file changed, 10 insertions(+), 3 deletions(-) -- 2.17.1 diff --git a/Documentation/devicetree/bindings/arm/idle-states.txt b/Documentation/devicetree/bindings/arm/idle-states.txt index 45730ba60af5..3bdbe675b9e6 100644 --- a/Documentation/devicetree/bindings/arm/idle-states.txt +++ b/Documentation/devicetree/bindings/arm/idle-states.txt @@ -241,9 +241,13 @@ processor idle states, defined as device tree nodes, are listed. - "psci" # On ARM 32-bit systems this property is optional -The nodes describing the idle states (state) can only be defined within the -idle-states node, any other configuration is considered invalid and therefore -must be ignored. +This assumes that the "enable-method" property is set to "psci" in the cpu +node[6] that is responsible for setting up CPU idle management in the OS +implementation. + +The nodes describing the idle states (state) can only be defined +within the idle-states node, any other configuration is considered invalid +and therefore must be ignored. =========================================== 4 - state node @@ -697,3 +701,6 @@ cpus { [5] Devicetree Specification https://www.devicetree.org/specifications/ + +[6] ARM Linux Kernel documentation - Booting AArch64 Linux + Documentation/arm64/booting.txt From patchwork Tue May 21 09:35:18 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Amit Kucheria X-Patchwork-Id: 164704 Delivered-To: patch@linaro.org Received: by 2002:a92:9e1a:0:0:0:0:0 with SMTP id q26csp1375422ili; Tue, 21 May 2019 02:35:55 -0700 (PDT) X-Google-Smtp-Source: APXvYqwq+eYyxmtKNeKI92T0XDW0Mrx7k1M5ao5UOtVF2AfszElUksiAg+ibW1PrSpqaQ81MIDZ0 X-Received: by 2002:a62:1846:: with SMTP id 67mr67233251pfy.33.1558431355656; Tue, 21 May 2019 02:35:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1558431355; cv=none; d=google.com; s=arc-20160816; b=Hj/Js9mZpb3coc+kAjPY6lFNEO65HzWMtOel89FAcOuewmnDgU2/95v8J7tgaj/dz1 C3IcgFKqb1rYDCoq9eGlwhpprzdxzBV5q+Ej09/xJy/Q7WywAQJ7K4r9RWvsMNWL6T45 kVtmbPKfVgHm2UOXmXVkGfxDgUKwfD9bK+BVWs8XwQXrv3Oq8iL8YhbeFNHHe6f+xMCh BSPloVXvYAEf3gwApsSIAL6zDX7aCBKvwhikLG6touDwwwW1MCKs7cIuL8Z5DCqgFWDu mfQOzFYgm+e2+SQH4I2QpZb5hBmBiEW9P7dgcC/7DJR/sA9ooFxH3n29i5tXBMGH4XI6 /yPQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature; bh=OuNFZ+SA9/lFwmBNRAIREtDsjJ8h7DxrY2zk1C9lBgk=; b=Vs/3FWfMIMQO+chBF5i05iggHqAUzvrxr9uWSFR1kxJXLDwNSsExo2S2Xf8ySThwf+ X1AgUy5a/l2S2Y7dZNO/rJYVI/fNfzycYsSYulfsbPYycdoFRncnOeoXvdjrzwOphDTO HK0+XUaFLnsxm+cdIfkfzKPseRdvrRBAvaJCImmYukUxGtfyS32xah/CKyG+LbF95AoT GWg1eM6byuJAj3D3hRysH8KeAetMSafH4gpXKzD9jRp5PagvCh30SLAkUbikk0BQGHNg Je0vhEgtXenB5s4X6JWVJ5dVhIwKBXb9C8q/9OwF52b6dZxBydvD9fgjSpxiUZA5gZHr j1YQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=dT03vwkK; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c3si2724611pgq.289.2019.05.21.02.35.55; Tue, 21 May 2019 02:35:55 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=dT03vwkK; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727753AbfEUJfy (ORCPT + 15 others); Tue, 21 May 2019 05:35:54 -0400 Received: from mail-pl1-f195.google.com ([209.85.214.195]:40099 "EHLO mail-pl1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727751AbfEUJfx (ORCPT ); Tue, 21 May 2019 05:35:53 -0400 Received: by mail-pl1-f195.google.com with SMTP id g69so8173264plb.7 for ; Tue, 21 May 2019 02:35:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=OuNFZ+SA9/lFwmBNRAIREtDsjJ8h7DxrY2zk1C9lBgk=; b=dT03vwkKl0VvPQzyLmlH7/Me42fNULDZR/1F3dZ50wPF5Gv9UgPhYu0y5zQaURZVc5 DmPIY+QoeT4Hj2bL+iptaMWD1Q36GjNHZVzwiTMxO/hdJQiwiJLPzZzelsMy0nDP7XDl SXv0xco2jE2phUS2oFSBwQuAAUtWrPIG0HdsHTCfFwCA+8u2lAz/OaVn+ZbB1TE+RG8B OGgFYuFUrsdk/JSE1S29UtpNuRxDuLWUPRdZ6pYNkGtUcq6xiAumR/xOSMa4s+UQ1Hzg 8YDphoW6QPNvms46GQ3Wde5n/n+LoluYdBTTbMGiJFZKvCGkyv5bhZY+RfWYC2DFIvpq FDcQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=OuNFZ+SA9/lFwmBNRAIREtDsjJ8h7DxrY2zk1C9lBgk=; b=s2uiByCgzM19RarOiLV7k1lsc8s75L/zoTP7Wj1Gv/VJoGAZp/B9TNLQPb63h/GRn0 OIOn7MGc9J9ew2TiKcaOuabgab1uuExaFFuO5YQeBEeNKxfWAPOc5yjAUKiy1YwatXBc bKYRsigiIFLoxKhldchvuDVI/2MNai2zBVwlcO6tHwGOZlAFS9g0U5xef0kh6bKtOtch i0TEE6cgDcXAv2R8f74/hR/d2p6xnrUKIqUT0n8GJSOspNXsn2Sb+5CNqsNe0sIdYdjv Osw/Y6X4rz3td00L4YfqJA0qflGKmhOTHflrfYcHluOfz2RVUdqlBziW6l9dK+C6lDZF pe1w== X-Gm-Message-State: APjAAAWSE3Fp+IvufxQFOfmVFAWjoIwpdBwyTg1Fa5FbWkX92qmPOi6U AOuRZWJrnckFhIqGriRpDIVdpw== X-Received: by 2002:a17:902:46a:: with SMTP id 97mr53341531ple.66.1558431352778; Tue, 21 May 2019 02:35:52 -0700 (PDT) Received: from localhost ([49.248.189.249]) by smtp.gmail.com with ESMTPSA id y10sm17013586pfm.68.2019.05.21.02.35.51 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 21 May 2019 02:35:52 -0700 (PDT) From: Amit Kucheria To: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, bjorn.andersson@linaro.org, agross@kernel.org, niklas.cassel@linaro.org, marc.w.gonzalez@free.fr, sibis@codeaurora.org, daniel.lezcano@linaro.org, Andy Gross , David Brown , Li Yang , Shawn Guo Cc: "Raju P.L.S.S.S.N" , mkshah@codeaurora.org, devicetree@vger.kernel.org Subject: [PATCH v2 8/9] arm64: dts: qcom: sdm845: Add PSCI cpuidle low power states Date: Tue, 21 May 2019 15:05:18 +0530 Message-Id: <67d61032221b069082222347fb56effe17d4a7c3.1558430617.git.amit.kucheria@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: References: In-Reply-To: References: Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org From: "Raju P.L.S.S.S.N" Add device bindings for cpuidle states for cpu devices. Cc: Signed-off-by: Raju P.L.S.S.S.N Reviewed-by: Evan Green [amit: rename the idle-states to more generic names and fixups] Signed-off-by: Amit Kucheria Acked-by: Daniel Lezcano --- arch/arm64/boot/dts/qcom/sdm845.dtsi | 69 ++++++++++++++++++++++++++++ 1 file changed, 69 insertions(+) -- 2.17.1 diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi index 5308f1671824..a0ae6bf033ee 100644 --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi @@ -119,6 +119,7 @@ compatible = "qcom,kryo385"; reg = <0x0 0x0>; enable-method = "psci"; + cpu-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1 &CLUSTER_SLEEP_0>; qcom,freq-domain = <&cpufreq_hw 0>; #cooling-cells = <2>; next-level-cache = <&L2_0>; @@ -136,6 +137,8 @@ compatible = "qcom,kryo385"; reg = <0x0 0x100>; enable-method = "psci"; + cpu-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1 + &CLUSTER_SLEEP_0>; qcom,freq-domain = <&cpufreq_hw 0>; #cooling-cells = <2>; next-level-cache = <&L2_100>; @@ -150,6 +153,8 @@ compatible = "qcom,kryo385"; reg = <0x0 0x200>; enable-method = "psci"; + cpu-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1 + &CLUSTER_SLEEP_0>; qcom,freq-domain = <&cpufreq_hw 0>; #cooling-cells = <2>; next-level-cache = <&L2_200>; @@ -164,6 +169,8 @@ compatible = "qcom,kryo385"; reg = <0x0 0x300>; enable-method = "psci"; + cpu-idle-states = <&LITTLE_CPU_SLEEP_0 &LITTLE_CPU_SLEEP_1 + &CLUSTER_SLEEP_0>; qcom,freq-domain = <&cpufreq_hw 0>; #cooling-cells = <2>; next-level-cache = <&L2_300>; @@ -178,6 +185,8 @@ compatible = "qcom,kryo385"; reg = <0x0 0x400>; enable-method = "psci"; + cpu-idle-states = <&BIG_CPU_SLEEP_0 &BIG_CPU_SLEEP_1 + &CLUSTER_SLEEP_0>; qcom,freq-domain = <&cpufreq_hw 1>; #cooling-cells = <2>; next-level-cache = <&L2_400>; @@ -192,6 +201,8 @@ compatible = "qcom,kryo385"; reg = <0x0 0x500>; enable-method = "psci"; + cpu-idle-states = <&BIG_CPU_SLEEP_0 &BIG_CPU_SLEEP_1 + &CLUSTER_SLEEP_0>; qcom,freq-domain = <&cpufreq_hw 1>; #cooling-cells = <2>; next-level-cache = <&L2_500>; @@ -206,6 +217,8 @@ compatible = "qcom,kryo385"; reg = <0x0 0x600>; enable-method = "psci"; + cpu-idle-states = <&BIG_CPU_SLEEP_0 &BIG_CPU_SLEEP_1 + &CLUSTER_SLEEP_0>; qcom,freq-domain = <&cpufreq_hw 1>; #cooling-cells = <2>; next-level-cache = <&L2_600>; @@ -220,6 +233,8 @@ compatible = "qcom,kryo385"; reg = <0x0 0x700>; enable-method = "psci"; + cpu-idle-states = <&BIG_CPU_SLEEP_0 &BIG_CPU_SLEEP_1 + &CLUSTER_SLEEP_0>; qcom,freq-domain = <&cpufreq_hw 1>; #cooling-cells = <2>; next-level-cache = <&L2_700>; @@ -228,6 +243,60 @@ next-level-cache = <&L3_0>; }; }; + + idle-states { + entry-method = "psci"; + + LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 { + compatible = "arm,idle-state"; + idle-state-name = "little-power-down"; + arm,psci-suspend-param = <0x40000003>; + entry-latency-us = <350>; + exit-latency-us = <461>; + min-residency-us = <1890>; + local-timer-stop; + }; + + LITTLE_CPU_SLEEP_1: cpu-sleep-0-1 { + compatible = "arm,idle-state"; + idle-state-name = "little-rail-power-down"; + arm,psci-suspend-param = <0x40000004>; + entry-latency-us = <360>; + exit-latency-us = <531>; + min-residency-us = <3934>; + local-timer-stop; + }; + + BIG_CPU_SLEEP_0: cpu-sleep-1-0 { + compatible = "arm,idle-state"; + idle-state-name = "big-power-down"; + arm,psci-suspend-param = <0x40000003>; + entry-latency-us = <264>; + exit-latency-us = <621>; + min-residency-us = <952>; + local-timer-stop; + }; + + BIG_CPU_SLEEP_1: cpu-sleep-1-1 { + compatible = "arm,idle-state"; + idle-state-name = "big-rail-power-down"; + arm,psci-suspend-param = <0x40000004>; + entry-latency-us = <702>; + exit-latency-us = <1061>; + min-residency-us = <4488>; + local-timer-stop; + }; + + CLUSTER_SLEEP_0: cluster-sleep-0 { + compatible = "arm,idle-state"; + idle-state-name = "cluster-power-down"; + arm,psci-suspend-param = <0x400000F4>; + entry-latency-us = <3263>; + exit-latency-us = <6562>; + min-residency-us = <9987>; + local-timer-stop; + }; + }; }; pmu {