From patchwork Mon May 6 19:31:15 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Niklas Cassel X-Patchwork-Id: 163458 Delivered-To: patch@linaro.org Received: by 2002:a05:6e02:81:0:0:0:0 with SMTP id l1csp374855ilm; Mon, 6 May 2019 12:31:42 -0700 (PDT) X-Google-Smtp-Source: APXvYqwkPwCRMVcFyJM9Lf49Xb1bvpiOAwXFqz3jna55zTBdOOa0Px7UKc/XKEjfcuju2dg/987k X-Received: by 2002:a63:4558:: with SMTP id u24mr32969956pgk.225.1557171102674; Mon, 06 May 2019 12:31:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1557171102; cv=none; d=google.com; s=arc-20160816; b=gdWK39e4OyJdpB/DuEwqe6HkOvy3O9TCapeNsEcn7yvq7ZXZXfakfrYUnXqBLG1477 mpyw/3xKQb9lCpymPFYeuuWDal1XRoOp7uzj4ngH4WyxGI1z1ZIc4EK99B3O18Oe17/O TR5sU3wyJoOD8EyocSXPEdxKFOCi3Nkf9KaA4EeCPkNW+8pcvfs6L1d07WORqrmosars UN8P9QlM3QMpXElBaH3cN09bA/yl5r3x1o82kOR0SNomaHyic8lXR4ycFfKPoDOJd5uf OYn373phXZKK1Q8K+VMYT3bP0sUGZsZcC/bB5V/8hBSiZB6bMAVdToFPL3KEAkOHPkY0 1PCQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=gzqt154DTH5ImHOjvijUWjXzMNwVv74MLXkB9lgKrrw=; b=mVV7eocaF0XjyJF0x7wApJxTPdtFpzJsNZ2479pyR0eASj12x7i/cSL7Mcwq7RnRqd j9r+gvFc0Cj/D2ZGjoecONzrF6Zz28w0RUUm1osfj8u8/xQNZ/OKdZJdnpCnsrhDpGcD g8M561IaXFqCRfSnWvoFMrxl5ZM9DR9WHgpvzMALOdIQxXnSzyaV2lMpQL6FJuG7zpa3 aKVwYCfk3jrxNKucJX48wgJF98mpqZVoFrFN0JYePTMdTrDFmzGuZUPiKL3aOluYJo03 LvHLN5D1iufYIb9vmxpl3hD/cTl++kUjFQUDvXRkYxxRwrXimvXUIPM8kCPijKQRZDs8 iPWQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=nNjHFpzz; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w127si17452022pfb.83.2019.05.06.12.31.42; Mon, 06 May 2019 12:31:42 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=nNjHFpzz; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726329AbfEFTbl (ORCPT + 7 others); Mon, 6 May 2019 15:31:41 -0400 Received: from mail-lj1-f194.google.com ([209.85.208.194]:41444 "EHLO mail-lj1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726249AbfEFTbl (ORCPT ); Mon, 6 May 2019 15:31:41 -0400 Received: by mail-lj1-f194.google.com with SMTP id k8so12119530lja.8 for ; Mon, 06 May 2019 12:31:40 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=gzqt154DTH5ImHOjvijUWjXzMNwVv74MLXkB9lgKrrw=; b=nNjHFpzz2vKI+badclYzMfOso23Nvg4F0z3eEjQbGkckMUxF028F3XqkKl/++V119q rmijiMxVjktUYfhRDo+EilRRHAeKGukmRxE8T9sjzgWaXZRFMY7e09yL3qFe55WFI9AZ wqbVg0bjGylSD2CSjKPBYzkvCehm17FK+pFyWWHkFPCpf5nNR5P6dJbc5ALmkWPSbaew pDzKzELKkim55dy96hCNNH0k+6PMagrKQHF3cOw3CK8MTFdPOc/2GHg/8uwzzao6MrlA RX5rEyrn/eJu877EpH28W6WpdxyOPHkkTOBbPfYpj8moqhZr1HlkgaJpNGwKmva9zmhU CNXw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=gzqt154DTH5ImHOjvijUWjXzMNwVv74MLXkB9lgKrrw=; b=CRFw9K4W3A0Jjqx1NKmk3OgSq/VTbBC65NCIErjjiI5yJhJ7PZSYWerkaaE2w5kdGM 7niQEX0GpPeXx/K1fSP+ECHlsyWarcvhoEOWdGDmPnqv1DcXTVpvlSbLyKaInT8T1gtV Ch3YVqpJKNDo9yBfThgM6DHNsJcrWMjrkUQEXy3N5YQr1VAS88WiR2d3QgBvX9foN7XJ WYlaxGOgTRBYv4duEcxeixMrcKmax7IX633AKqugbYfELnARRp7IYtVRlZd7pLEwnMTI qea6ABTDYSWeh81hIRTFEcKqF53zMHSWHs+wQTQ5PrGU2t+Xgw/H/YRgzqN8O1vPZr+b /H9A== X-Gm-Message-State: APjAAAXg472Fx73A6pdmDbrjhrqU7GTlelAAmLiL2FecDnwtBSv/Rjx0 nD57sYFP/3PHJsTJAF6+ZwrjFQ== X-Received: by 2002:a2e:8141:: with SMTP id t1mr14742420ljg.122.1557171099519; Mon, 06 May 2019 12:31:39 -0700 (PDT) Received: from localhost.localdomain (h-158-174-22-72.NA.cust.bahnhof.se. [158.174.22.72]) by smtp.gmail.com with ESMTPSA id r136sm2660779lff.50.2019.05.06.12.31.37 (version=TLS1_3 cipher=AEAD-AES256-GCM-SHA384 bits=256/256); Mon, 06 May 2019 12:31:38 -0700 (PDT) From: Niklas Cassel To: Andy Gross , David Brown , Rob Herring , Mark Rutland Cc: amit.kucheria@linaro.org, jorge.ramirez-ortiz@linaro.org, lina.iyer@linaro.org, ulf.hansson@linaro.org, bjorn.andersson@linaro.org, Niklas Cassel , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH] arm64: dts: qcom: qcs404: Add PSCI cpuidle support Date: Mon, 6 May 2019 21:31:15 +0200 Message-Id: <20190506193115.20909-1-niklas.cassel@linaro.org> X-Mailer: git-send-email 2.21.0 MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add device bindings for CPUs to suspend using PSCI as the enable-method. Signed-off-by: Niklas Cassel --- arch/arm64/boot/dts/qcom/qcs404.dtsi | 15 +++++++++++++++ 1 file changed, 15 insertions(+) -- 2.21.0 diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi index ffedf9640af7..f9db9f3ee10c 100644 --- a/arch/arm64/boot/dts/qcom/qcs404.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi @@ -31,6 +31,7 @@ reg = <0x100>; enable-method = "psci"; next-level-cache = <&L2_0>; + cpu-idle-states = <&CPU_PC>; }; CPU1: cpu@101 { @@ -39,6 +40,7 @@ reg = <0x101>; enable-method = "psci"; next-level-cache = <&L2_0>; + cpu-idle-states = <&CPU_PC>; }; CPU2: cpu@102 { @@ -47,6 +49,7 @@ reg = <0x102>; enable-method = "psci"; next-level-cache = <&L2_0>; + cpu-idle-states = <&CPU_PC>; }; CPU3: cpu@103 { @@ -55,12 +58,24 @@ reg = <0x103>; enable-method = "psci"; next-level-cache = <&L2_0>; + cpu-idle-states = <&CPU_PC>; }; L2_0: l2-cache { compatible = "cache"; cache-level = <2>; }; + + idle-states { + CPU_PC: pc { + compatible = "arm,idle-state"; + arm,psci-suspend-param = <0x40000003>; + entry-latency-us = <125>; + exit-latency-us = <180>; + min-residency-us = <595>; + local-timer-stop; + }; + }; }; firmware {