From patchwork Tue Mar 19 07:52:06 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Leo Yan X-Patchwork-Id: 160531 Delivered-To: patch@linaro.org Received: by 2002:a02:5cc1:0:0:0:0:0 with SMTP id w62csp3572095jad; Tue, 19 Mar 2019 00:52:27 -0700 (PDT) X-Google-Smtp-Source: APXvYqx+5mCYINtJt8+oO7FjeqlmJE9v+ZmRXRWa+bPp0h4WMEtdOy2FYuYPud9by3rwXUURzh+7 X-Received: by 2002:a17:902:9688:: with SMTP id n8mr652445plp.133.1552981947909; Tue, 19 Mar 2019 00:52:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1552981947; cv=none; d=google.com; s=arc-20160816; b=ccwr8qj/Np5FgvsghtOAsU9NvcBnIDw95W4l1HEGfUE55M01m/O9vqMgGQqCjXJZ5G n0uQhBehPeQnvYV5mObwKchIfiG4TYMe0gb5iyFMnXW4a02FEJs6Wsj1NBJQkbFe2kbQ sHaUMhp7wSff2+M18GzBurTbS/0h1DzgPcq47GZaR8ByGE6CgKWK43EzK7sTk+mGWw/1 H3FfT+94GUaWHE2Erzmz3oQFS4zpWsO6jq5cvS+2pjbq1YskLTsGG8M8BAvZe4Qy512Q YuD6oyyc7iz3QnmRLmMStIQMx32MdZUK61i5N0PIYahP1cqvFMLVR/Jbd/5yZ2RlVFat ul6A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=iqS0mD2DkpD+ki4OIwDG5Tufv1Vltf3JG5TtzYwAJaQ=; b=wKLGRukXvak4AELGyoCSNoPcbZr+rITyveIXJqZZuQvedB0fxf4so23dIlSGcT6yKi 7fBH0EMiKry2djEJ3keOshec41LWh+WBX9T12JzEevhN7OedXdrBM1BJfCAJNX6bn/ng u3M4ci2jcPimUkrbHF/SvmZXJkEuMc/jC07HUnHZFLU2Fdp+1+S4K9NcNC4rF4mOzZQy cvMho09D6TsaK6Cr4B1ox6mqYTlorpPUISpFPhQdj1h2ldS6GwUU81T+H1FS7EhzmlSE pNkQzIFDikAGuS4+M4fk0sNgk7mVFJKJRkvZbBb+RST5auIk9Q62EKv75E4fC/GKGN3P KFNw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="Zvr/+mH9"; spf=pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=stable-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u73si4663871pfj.30.2019.03.19.00.52.26; Tue, 19 Mar 2019 00:52:27 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="Zvr/+mH9"; spf=pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=stable-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726366AbfCSHwZ (ORCPT + 14 others); Tue, 19 Mar 2019 03:52:25 -0400 Received: from mail-ot1-f68.google.com ([209.85.210.68]:35810 "EHLO mail-ot1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725934AbfCSHwZ (ORCPT ); Tue, 19 Mar 2019 03:52:25 -0400 Received: by mail-ot1-f68.google.com with SMTP id h7so8901473otm.2 for ; Tue, 19 Mar 2019 00:52:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=iqS0mD2DkpD+ki4OIwDG5Tufv1Vltf3JG5TtzYwAJaQ=; b=Zvr/+mH9ntX/IUd8XbK5tTWRysrJ0bUUH71hlw4jh7X6JpBDONMBXdmVs6GaAg/iAC XQfefILIzmPvCxp8jhsP3TjGIroSwYyJ1KQBFhUmi3663eK83B35j/V4EM6Ex40XepQd PHtL5V+wEKJeVFsypf698f1VpwnPe8HDmVHQxUg3xQWhAvyDCPlj10i3fypfGBvTM41w MGnrKHewGBiQQiZLUE2VKm7E3NcSjkVW5GrbUFxxKzQArmr5C/z+uh0J8mcqf4dmIGyy K5aoYeAyQgKjl2Pcf/gyjudALDs3KwNC7mgK753vyjsGfMA/ifYu8SLhX0q2CZrX5f1Q Feew== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=iqS0mD2DkpD+ki4OIwDG5Tufv1Vltf3JG5TtzYwAJaQ=; b=dcgiEinHGndzZmneTXFzd4vv3PniF+lP1OndqAUT6cSsjXykt+2HqzFCTKKr3JXC5V UlQJICyHlciOSie/WFb6dSe6hUpwxlwnZJbv4FTGGVHoUBr+O4y1IRUFWDvmfmASU921 cBm3c6jMF4xYXq03U4v5tG0mBBwMikuwE3I+DX6R5O5Sv9tk/RIwVfpFsICiozmRx3V+ E5LYQLsnd79ZHfkR9i1Z/GJ0GHPgwhACtRQVsEMc6GvLkNrvkoNasJLR8/pmaW6XjLK+ vXcnQG7/Pvy58BLLg5ZdRO57xJLFGWLEklXeLrNrAeYOdGFwkQwPaD9sPHu641jwr/fV NUGA== X-Gm-Message-State: APjAAAUWNj5IWqPIfQTRKxgXP0WL2tH/MwLZw/I0EUfkIvnqTWc+5St2 GEOLNSN2D4LuGtEcGd+JR1j9uQ== X-Received: by 2002:a9d:7597:: with SMTP id s23mr663856otk.25.1552981944068; Tue, 19 Mar 2019 00:52:24 -0700 (PDT) Received: from localhost.localdomain (li808-42.members.linode.com. [104.237.132.42]) by smtp.gmail.com with ESMTPSA id a14sm5032730otl.46.2019.03.19.00.52.20 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 19 Mar 2019 00:52:22 -0700 (PDT) From: Leo Yan To: Michael Turquette , Stephen Boyd , linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Leo Yan , stable@vger.kernel.org, Zhong Kaihua , John Stultz , Zhangfei Gao Subject: [PATCH] clk: hi3660: clk: Mark clk_gate_ufs_subsys as critical Date: Tue, 19 Mar 2019 15:52:06 +0800 Message-Id: <20190319075206.30740-1-leo.yan@linaro.org> X-Mailer: git-send-email 2.17.1 Sender: stable-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: stable@vger.kernel.org clk_gate_ufs_subsys is a system bus clock, turning off it will introduce lockup issue during system suspend flow. Let's mark clk_gate_ufs_subsys as critical clock, thus keeps it on during system suspend and resume. Fixes: d374e6fd5088 ("clk: hisilicon: Add clock driver for hi3660 SoC") Cc: stable@vger.kernel.org Cc: Zhong Kaihua Cc: John Stultz Cc: Zhangfei Gao Suggested-by: Dong Zhang Signed-off-by: Leo Yan --- drivers/clk/hisilicon/clk-hi3660.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) -- 2.17.1 diff --git a/drivers/clk/hisilicon/clk-hi3660.c b/drivers/clk/hisilicon/clk-hi3660.c index f40419959656..32ba80181cc6 100644 --- a/drivers/clk/hisilicon/clk-hi3660.c +++ b/drivers/clk/hisilicon/clk-hi3660.c @@ -164,7 +164,7 @@ static const struct hisi_gate_clock hi3660_crgctrl_gate_sep_clks[] = { { HI3660_CLK_GATE_ISP_SNCLK2, "clk_gate_isp_snclk2", "clk_isp_snclk_mux", CLK_SET_RATE_PARENT, 0x50, 18, 0, }, { HI3660_CLK_GATE_UFS_SUBSYS, "clk_gate_ufs_subsys", "clk_div_sysbus", - CLK_SET_RATE_PARENT, 0x50, 21, 0, }, + CLK_SET_RATE_PARENT|CLK_IS_CRITICAL, 0x50, 21, 0, }, { HI3660_PCLK_GATE_DSI0, "pclk_gate_dsi0", "clk_div_cfgbus", CLK_SET_RATE_PARENT, 0x50, 28, 0, }, { HI3660_PCLK_GATE_DSI1, "pclk_gate_dsi1", "clk_div_cfgbus",