From patchwork Fri Jul 29 00:30:19 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chanho Park X-Patchwork-Id: 594444 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0AB23C04A68 for ; Fri, 29 Jul 2022 00:36:20 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233699AbiG2AgT (ORCPT ); Thu, 28 Jul 2022 20:36:19 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35110 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233676AbiG2AgS (ORCPT ); Thu, 28 Jul 2022 20:36:18 -0400 Received: from mailout1.samsung.com (mailout1.samsung.com [203.254.224.24]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4725765665 for ; Thu, 28 Jul 2022 17:36:15 -0700 (PDT) Received: from epcas2p1.samsung.com (unknown [182.195.41.53]) by mailout1.samsung.com (KnoxPortal) with ESMTP id 20220729003613epoutp01b2f96770ec132f78a0f27c0e22176486~GJbVWgp3S0269602696epoutp01E for ; Fri, 29 Jul 2022 00:36:13 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 mailout1.samsung.com 20220729003613epoutp01b2f96770ec132f78a0f27c0e22176486~GJbVWgp3S0269602696epoutp01E DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com; s=mail20170921; t=1659054973; bh=UqZEbk3ZGslUU7AM/gfSgRiTLXgIYCkiVIdqh+advB8=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=geKmN+6Wrj+j383lRBm1pSr088fF/dxmpTVPuiQg5Re+zzMfPqZ4iU7oRmuqIRPnr o4WLatAg++/yxlGqpK2iqkbObTsWl95KyfaVNMscqcI4cHsvwJYzefZ6Z1/Tg8mEHJ MUjJijKbMBTg2CuDe88LNL61glpr//SrNDEh1A8Y= Received: from epsnrtp2.localdomain (unknown [182.195.42.163]) by epcas2p1.samsung.com (KnoxPortal) with ESMTP id 20220729003612epcas2p147b0fa410f9d85b18b8e61ac0ce5d3a9~GJbU2y1-w2636226362epcas2p1-; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) Received: from epsmges2p1.samsung.com (unknown [182.195.36.88]) by epsnrtp2.localdomain (Postfix) with ESMTP id 4Lv7qJ4Q2Sz4x9Pw; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) Received: from epcas2p4.samsung.com ( [182.195.41.56]) by epsmges2p1.samsung.com (Symantec Messaging Gateway) with SMTP id 1B.C1.09666.C7B23E26; Fri, 29 Jul 2022 09:36:12 +0900 (KST) Received: from epsmtrp2.samsung.com (unknown [182.195.40.14]) by epcas2p3.samsung.com (KnoxPortal) with ESMTPA id 20220729003611epcas2p3b041a6c19835d3ba25459cd4c3adc94f~GJbT4ZFHF2821828218epcas2p3i; Fri, 29 Jul 2022 00:36:11 +0000 (GMT) Received: from epsmgms1p1new.samsung.com (unknown [182.195.42.41]) by epsmtrp2.samsung.com (KnoxPortal) with ESMTP id 20220729003611epsmtrp21131ed9e8018fb24f70b93982ee8a47b~GJbT3elaH1035310353epsmtrp2Y; Fri, 29 Jul 2022 00:36:11 +0000 (GMT) X-AuditID: b6c32a45-471ff700000025c2-22-62e32b7c352b Received: from epsmtip2.samsung.com ( [182.195.34.31]) by epsmgms1p1new.samsung.com (Symantec Messaging Gateway) with SMTP id B8.1B.08905.B7B23E26; Fri, 29 Jul 2022 09:36:11 +0900 (KST) Received: from localhost.localdomain (unknown [10.229.9.51]) by epsmtip2.samsung.com (KnoxPortal) with ESMTPA id 20220729003611epsmtip2d1a3fa0d8e8cf1d1aa0aa2421a2a0b71~GJbTnq77b0075200752epsmtip2J; Fri, 29 Jul 2022 00:36:11 +0000 (GMT) From: Chanho Park To: Sylwester Nawrocki , Tomasz Figa , Chanwoo Choi , Krzysztof Kozlowski , Stephen Boyd , Michael Turquette , Rob Herring , Krzysztof Kozlowski Cc: Sam Protsenko , Alim Akhtar , linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Chanho Park Subject: [PATCH v2 1/6] dt-bindings: clk: exynosautov9: add fys0 clock definitions Date: Fri, 29 Jul 2022 09:30:19 +0900 Message-Id: <6f70a59164ad2c5ce5581047ca39a91afc1105d9.1659054220.git.chanho61.park@samsung.com> X-Mailer: git-send-email 2.37.1 In-Reply-To: MIME-Version: 1.0 X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFtrBJsWRmVeSWpSXmKPExsWy7bCmhW6N9uMkg7b5shYP5m1js7i8X9vi +pfnrBbzj5xjteh78ZDZYu/rrewWmx5fY7X42HOP1WLG+X1MFhdPuVq07j3CbnH4TTurxb9r G1ksnvcBxVft+sPowO/x/kYru8fOWXfZPTat6mTzuHNtD5vH5iX1Hn1bVjF6fN4kF8AelW2T kZqYklqkkJqXnJ+SmZduq+QdHO8cb2pmYKhraGlhrqSQl5ibaqvk4hOg65aZA3S1kkJZYk4p UCggsbhYSd/Opii/tCRVISO/uMRWKbUgJafAvECvODG3uDQvXS8vtcTK0MDAyBSoMCE748u0 WywFz0UqOk5fYm5gPC/UxcjJISFgIvHs2yHWLkYuDiGBHYwSr++/ZIZwPjFKbLo0AyrzjVHi 8YZ7rDAtLbOWs4DYQgJ7GSVa9+VB2B8ZJaYcVwax2QR0JbY8f8UI0iwi8JhJ4vCRNjYQh1mg jUli2rONYJOEBUIk3q3ewQZiswioSpzq6QeyOTh4BeIlGl/IQiyTl7h+s40ZxOYUsJXoavoO tphXQFDi5MwnYDYzUE3z1tnMEPVrOSRe3RIAGSMh4CJx4IoFRFhY4tXxLewQtpTE53d72SDs Yomlsz4xgZwmIdDAKHF52y+ohLHErGftjCBzmAU0Jdbv0ocYqSxx5BbUVj6JjsN/2SHCvBId bdAAVZc4sH06C4QtK9E95zMrRImHxK7TRpDQnMAosfXHYaYJjAqzkPwyC8kvsxD2LmBkXsUo llpQnJueWmxUYAiP3uT83E2M4CSs5bqDcfLbD3qHGJk4GA8xSnAwK4nwJkTfTxLiTUmsrEot yo8vKs1JLT7EaAoM6InMUqLJ+cA8kFcSb2hiaWBiZmZobmRqYK4kzuuVsiFRSCA9sSQ1OzW1 ILUIpo+Jg1OqgcmL8dP17ZYX+gUKwtI/X+h5Uq516V/JN4Xe0h5h8Q0OZpsfLUzxSOu8zHRt CpPJ0YIVnxIEmFZ2r5266HGs4SPRWTkWMXWX4xtVZ7XeWm7bfs6sX2w9w3TTObI3pnR1Hv6+ 7EhFdvOmXb3XV0durDz2bW356TXp7n+faU+v7XrQrZ9n+jTmZMSc9TH9rFIxK614a6858D7d dHipf1/ooz+vgstjDASWubZMuMRzrv/6pK2GxwS3/ijcv4olbd/VV+oPeld610qETJH9x3gg OO7kgYkv/vsoBpw5YxC+z+Ytd/0GR+fnbxoENx/LaXjylj9G66HlidIlXc9r7iT9ZNt51Sxu rk2Y45k+Ts4/ah+VWIozEg21mIuKEwHnCaaySwQAAA== X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFvrOLMWRmVeSWpSXmKPExsWy7bCSvG619uMkgyM3DS0ezNvGZnF5v7bF 9S/PWS3mHznHatH34iGzxd7XW9ktNj2+xmrxseceq8WM8/uYLC6ecrVo3XuE3eLwm3ZWi3/X NrJYPO8Diq/a9YfRgd/j/Y1Wdo+ds+6ye2xa1cnmcefaHjaPzUvqPfq2rGL0+LxJLoA9issm JTUnsyy1SN8ugSvjy7RbLAXPRSo6Tl9ibmA8L9TFyMkhIWAi0TJrOUsXIxeHkMBuRol1nx8x QiRkJZ6928EOYQtL3G85wgpR9J5R4sKXK2AJNgFdiS3PXzGCJEQEnjNJTFlxEMxhFuhikrjT 9gmsSlggSKJ95yxWEJtFQFXiVE8/WxcjBwevQLxE4wtZiA3yEtdvtjGD2JwCthJdTd9ZQGwh ARuJLcsWsYHYvAKCEidnPgGLMwPVN2+dzTyBUWAWktQsJKkFjEyrGCVTC4pz03OLDQsM81LL 9YoTc4tL89L1kvNzNzGC40ZLcwfj9lUf9A4xMnEwHmKU4GBWEuFNiL6fJMSbklhZlVqUH19U mpNafIhRmoNFSZz3QtfJeCGB9MSS1OzU1ILUIpgsEwenVAPT1bQ9VhsFmVZ8z0+rU59+2u5s 5568X5Fn5H/F797IFSzA9Gzx8ufyzUmi1uee1+zf9MjnjrlhT9a+vpbAhPOCV/bsszke0+Rh uExqQjyXkZ2hYYLJj3O9zZUSitPKmHLruer5BT4f2T339NIKwQvNNcuiggzF+B5uOxxuuC62 UFFAxf3SrafsGVvDPbgTM18sEP7p8kTZ4sNewfMtG2csa26dcPve55eWCdt/vBFvaDOzfGXf VJGu+7b1nPhOe9+8+AQpi7W9C/muvL7js8qc3eTCrSMXqtasEjl/+hxvw5JYmxpfbXchS1f/ HoGir/15M8yi3Jh/BzckOO5v6Z9jlVTd/Fqv3rfqq9jBJUosxRmJhlrMRcWJAHTfdXMKAwAA X-CMS-MailID: 20220729003611epcas2p3b041a6c19835d3ba25459cd4c3adc94f X-Msg-Generator: CA X-Sendblock-Type: AUTO_CONFIDENTIAL CMS-TYPE: 102P DLP-Filter: Pass X-CFilter-Loop: Reflected X-CMS-RootMailID: 20220729003611epcas2p3b041a6c19835d3ba25459cd4c3adc94f References: Precedence: bulk List-ID: X-Mailing-List: linux-samsung-soc@vger.kernel.org Add fsys0(for PCIe) clock definitions. Signed-off-by: Chanho Park Acked-by: Chanwoo Choi Acked-by: Krzysztof Kozlowski --- .../dt-bindings/clock/samsung,exynosautov9.h | 43 +++++++++++++++++++ 1 file changed, 43 insertions(+) diff --git a/include/dt-bindings/clock/samsung,exynosautov9.h b/include/dt-bindings/clock/samsung,exynosautov9.h index ea9f91b4eb1a..6305a84396ce 100644 --- a/include/dt-bindings/clock/samsung,exynosautov9.h +++ b/include/dt-bindings/clock/samsung,exynosautov9.h @@ -185,6 +185,49 @@ #define CORE_NR_CLK 6 +/* CMU_FSYS0 */ +#define CLK_MOUT_FSYS0_BUS_USER 1 +#define CLK_MOUT_FSYS0_PCIE_USER 2 +#define CLK_GOUT_FSYS0_BUS_PCLK 3 + +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X1_REFCLK 4 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X2_REFCLK 5 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X1_DBI_ACLK 6 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X1_MSTR_ACLK 7 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X1_SLV_ACLK 8 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X2_DBI_ACLK 9 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X2_MSTR_ACLK 10 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X2_SLV_ACLK 11 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X2_PIPE_CLK 12 +#define CLK_GOUT_FSYS0_PCIE_GEN3A_2L0_CLK 13 +#define CLK_GOUT_FSYS0_PCIE_GEN3B_2L0_CLK 14 + +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X1_REFCLK 15 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X2_REFCLK 16 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X1_DBI_ACLK 17 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X1_MSTR_ACLK 18 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X1_SLV_ACLK 19 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X2_DBI_ACLK 20 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X2_MSTR_ACLK 21 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X2_SLV_ACLK 22 +#define CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X2_PIPE_CLK 23 +#define CLK_GOUT_FSYS0_PCIE_GEN3A_2L1_CLK 24 +#define CLK_GOUT_FSYS0_PCIE_GEN3B_2L1_CLK 25 + +#define CLK_GOUT_FSYS0_PCIE_GEN3_4L_X2_REFCLK 26 +#define CLK_GOUT_FSYS0_PCIE_GEN3_4L_X4_REFCLK 27 +#define CLK_GOUT_FSYS0_PCIE_GEN3_4L_X2_DBI_ACLK 28 +#define CLK_GOUT_FSYS0_PCIE_GEN3_4L_X2_MSTR_ACLK 29 +#define CLK_GOUT_FSYS0_PCIE_GEN3_4L_X2_SLV_ACLK 30 +#define CLK_GOUT_FSYS0_PCIE_GEN3_4L_X4_DBI_ACLK 31 +#define CLK_GOUT_FSYS0_PCIE_GEN3_4L_X4_MSTR_ACLK 32 +#define CLK_GOUT_FSYS0_PCIE_GEN3_4L_X4_SLV_ACLK 33 +#define CLK_GOUT_FSYS0_PCIE_GEN3_4L_X4_PIPE_CLK 34 +#define CLK_GOUT_FSYS0_PCIE_GEN3A_4L_CLK 35 +#define CLK_GOUT_FSYS0_PCIE_GEN3B_4L_CLK 36 + +#define FSYS0_NR_CLK 37 + /* CMU_FSYS2 */ #define CLK_MOUT_FSYS2_BUS_USER 1 #define CLK_MOUT_FSYS2_UFS_EMBD_USER 2 From patchwork Fri Jul 29 00:30:20 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chanho Park X-Patchwork-Id: 594607 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0A309C19F2C for ; Fri, 29 Jul 2022 00:36:26 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233694AbiG2AgY (ORCPT ); Thu, 28 Jul 2022 20:36:24 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35186 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233681AbiG2AgV (ORCPT ); Thu, 28 Jul 2022 20:36:21 -0400 Received: from mailout3.samsung.com (mailout3.samsung.com [203.254.224.33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 827D57392E for ; Thu, 28 Jul 2022 17:36:19 -0700 (PDT) Received: from epcas2p3.samsung.com (unknown [182.195.41.55]) by mailout3.samsung.com (KnoxPortal) with ESMTP id 20220729003613epoutp03690e771ed27f996fe4d939444f45970c~GJbVhMnJ11104211042epoutp03T for ; Fri, 29 Jul 2022 00:36:13 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 mailout3.samsung.com 20220729003613epoutp03690e771ed27f996fe4d939444f45970c~GJbVhMnJ11104211042epoutp03T DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com; s=mail20170921; t=1659054973; bh=Gr6TMsv6p+Dd55Io3wqeJ4BFllPq1nJVfMDMFtqdqx4=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=RD9Te9FFjGWYFn3UGoYzrqxPTknxbuRofOpab95qupaTMPE28LAm+HXds2QYT0jL3 w7miuNJDpiWTjxKnkscPFvQrLgquEu5tvUgdX0QXtE26AP+93LOxFKSPa/+mz4wmPP kcoo1dv4cjRdcuPj4TouMCCF6Acg92Bfsuqa13js= Received: from epsnrtp4.localdomain (unknown [182.195.42.165]) by epcas2p2.samsung.com (KnoxPortal) with ESMTP id 20220729003612epcas2p210ebd3b4e1b3f0e0995a552956cdcdbc~GJbU2rUnz2630726307epcas2p2X; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) Received: from epsmges2p3.samsung.com (unknown [182.195.36.90]) by epsnrtp4.localdomain (Postfix) with ESMTP id 4Lv7qJ47psz4x9Q5; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) Received: from epcas2p3.samsung.com ( [182.195.41.55]) by epsmges2p3.samsung.com (Symantec Messaging Gateway) with SMTP id 1D.78.09642.C7B23E26; Fri, 29 Jul 2022 09:36:12 +0900 (KST) Received: from epsmtrp2.samsung.com (unknown [182.195.40.14]) by epcas2p2.samsung.com (KnoxPortal) with ESMTPA id 20220729003612epcas2p280d8bd61f755ab6234b60030bc2cf7f9~GJbT_kcm23088830888epcas2p2t; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) Received: from epsmgms1p1new.samsung.com (unknown [182.195.42.41]) by epsmtrp2.samsung.com (KnoxPortal) with ESMTP id 20220729003612epsmtrp20922aa9392acf540b642a4b6adaf2522~GJbT9lm4k1035210352epsmtrp2b; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) X-AuditID: b6c32a47-dff43a80000025aa-7e-62e32b7c80e8 Received: from epsmtip2.samsung.com ( [182.195.34.31]) by epsmgms1p1new.samsung.com (Symantec Messaging Gateway) with SMTP id B9.1B.08905.B7B23E26; Fri, 29 Jul 2022 09:36:11 +0900 (KST) Received: from localhost.localdomain (unknown [10.229.9.51]) by epsmtip2.samsung.com (KnoxPortal) with ESMTPA id 20220729003611epsmtip2d5af1d0662def5d8579b91754ca2791f~GJbTvQ39H0066700667epsmtip2M; Fri, 29 Jul 2022 00:36:11 +0000 (GMT) From: Chanho Park To: Sylwester Nawrocki , Tomasz Figa , Chanwoo Choi , Krzysztof Kozlowski , Stephen Boyd , Michael Turquette , Rob Herring , Krzysztof Kozlowski Cc: Sam Protsenko , Alim Akhtar , linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Chanho Park Subject: [PATCH v2 2/6] dt-bindings: clock: exynosautov9: add fsys1 clock definitions Date: Fri, 29 Jul 2022 09:30:20 +0900 Message-Id: X-Mailer: git-send-email 2.37.1 In-Reply-To: MIME-Version: 1.0 X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFtrFJsWRmVeSWpSXmKPExsWy7bCmuW6N9uMkg2XbZS0ezNvGZnF5v7bF 9S/PWS3mHznHatH34iGzxd7XW9ktNj2+xmrxseceq8WM8/uYLC6ecrVo3XuE3eLwm3ZWi3/X NrJYPO8Diq/a9YfRgd/j/Y1Wdo+ds+6ye2xa1cnmcefaHjaPzUvqPfq2rGL0+LxJLoA9Ktsm IzUxJbVIITUvOT8lMy/dVsk7ON453tTMwFDX0NLCXEkhLzE31VbJxSdA1y0zB+hqJYWyxJxS oFBAYnGxkr6dTVF+aUmqQkZ+cYmtUmpBSk6BeYFecWJucWleul5eaomVoYGBkSlQYUJ2RuP3 H6wFq7krXs8LbWB8wNnFyMEhIWAisXRtZBcjF4eQwA5Gib99/9ghnE+MEmuOPGaEcL4xSnTO /cvaxcgJ1vHx7mdmiMReRomDu9exQDgfGSU6Pr5kAqliE9CV2PL8FVi7iMBjJonDR9rYQBxm gTYmiWnPNoLNEhYIl9h8v40J5BIWAVWJF93pIGFegXiJFU9WMkKsk5e4frONGcTmFLCV6Gr6 zgJRIyhxcuYTMJsZqKZ562ywkyQEtnBILO7qZoZodpHY9LSNCcIWlnh1fAs7hC0l8fndXjYI u1hi6axPTBDNDYwSl7f9gkoYS8x61s4IchyzgKbE+l36kBBTljhyC2ovn0TH4b/sEGFeiY42 IYhGdYkD26ezQNiyEt1zPrNClHhIXL3jAAmrCYwSv29OY5zAqDALyTezkHwzC2HvAkbmVYxi qQXFuempxUYFxvAITs7P3cQITsRa7jsYZ7z9oHeIkYmD8RCjBAezkghvQvT9JCHelMTKqtSi /Pii0pzU4kOMpsCgnsgsJZqcD8wFeSXxhiaWBiZmZobmRqYG5krivF4pGxKFBNITS1KzU1ML Uotg+pg4OKUamOTZdse+ieKq9p0TZtW3NiVo2vQTT0qPv+ZrldvzRHniyRsMMR/0LA67Z//Q LajbzhPy+/Pf4i0iVsIBmxeG3DqhEnD53oNFv8NW9z2Qt+v1mxiQGLHORbJhj0dLevfHimmq r2JyxTZFrbUsWSfOoZcd0bNqt97kKUGRXInJp0MjHkco8ZvenZKkOPWhXWiptZ+xjoifytZE Ael+hjDmbPsDlhGXvv95F7oi8UaWv+7cmYzc/B83bnZ5G9b3WLpc9WBviW2z2JWaJ2WbEyRW Xd90+/mCKTUsjX0rFjdHG53mkf5k/f75bbedbqf/5TEbrVn/Rmtb7fz/S1ZaKmicaLw4q15d 5r7A+d8dW7znKrEUZyQaajEXFScCAFXBwhRNBAAA X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFvrGLMWRmVeSWpSXmKPExsWy7bCSvG619uMkg/9NlhYP5m1js7i8X9vi +pfnrBbzj5xjteh78ZDZYu/rrewWmx5fY7X42HOP1WLG+X1MFhdPuVq07j3CbnH4TTurxb9r G1ksnvcBxVft+sPowO/x/kYru8fOWXfZPTat6mTzuHNtD5vH5iX1Hn1bVjF6fN4kF8AexWWT kpqTWZZapG+XwJXR+P0Ha8Fq7orX80IbGB9wdjFyckgImEh8vPuZuYuRi0NIYDejxP/LX1gh ErISz97tYIewhSXutxxhhSh6zyhx5+JaRpAEm4CuxJbnrxhBEiICz5kkpqw4COYwC3QxSdxp +wTWLiwQKnGq9wxTFyMHB4uAqsSL7nSQMK9AvMSKJysZITbIS1y/2cYMYnMK2Ep0NX1nAbGF BGwktixbxAZRLyhxcuYTsDgzUH3z1tnMExgFZiFJzUKSWsDItIpRMrWgODc9t9iwwDAvtVyv ODG3uDQvXS85P3cTIzhqtDR3MG5f9UHvECMTB+MhRgkOZiUR3oTo+0lCvCmJlVWpRfnxRaU5 qcWHGKU5WJTEeS90nYwXEkhPLEnNTk0tSC2CyTJxcEo1MBXsW9z2z8T8vzqf8AsmVdNJ9e0a 1XO/P1e6eeRWxBOdylf6eyIexwquNNW8mJ8dLRWrN+X9vFyRCx1VUzyOVjhssbVO87wa2LQ/ aWtkT8R3nuUJCw5wX2Or9Vxy8IDNhdv5TMbzz279uuP0Y06uVQ77PxYGcj1pfv7nYdYSz1yD ssKWP//O2tkv7g/SvHZiyWvFO0wnv+uzXngaxrcn6sBVbp2rvf9eujN1TglpYfm8uNO9ev+8 IMYtCz23TNs3t009/3rCiXKNK4EBxQdnh3+4VPB+vWROw/aXRod2m23R/Lj5zYG6iwlaqSVB avf38nanTQmt1GP7z3JqRebVVy5fTp18GmdgeSho3fHjVT1KLMUZiYZazEXFiQCvoNc8CQMA AA== X-CMS-MailID: 20220729003612epcas2p280d8bd61f755ab6234b60030bc2cf7f9 X-Msg-Generator: CA X-Sendblock-Type: AUTO_CONFIDENTIAL CMS-TYPE: 102P DLP-Filter: Pass X-CFilter-Loop: Reflected X-CMS-RootMailID: 20220729003612epcas2p280d8bd61f755ab6234b60030bc2cf7f9 References: Precedence: bulk List-ID: X-Mailing-List: linux-samsung-soc@vger.kernel.org Add fsys1(for usb and mmc) clock definitions. Signed-off-by: Chanho Park Acked-by: Chanwoo Choi Acked-by: Krzysztof Kozlowski --- .../dt-bindings/clock/samsung,exynosautov9.h | 25 +++++++++++++++++++ 1 file changed, 25 insertions(+) diff --git a/include/dt-bindings/clock/samsung,exynosautov9.h b/include/dt-bindings/clock/samsung,exynosautov9.h index 6305a84396ce..ffa44b3bdd2b 100644 --- a/include/dt-bindings/clock/samsung,exynosautov9.h +++ b/include/dt-bindings/clock/samsung,exynosautov9.h @@ -228,6 +228,31 @@ #define FSYS0_NR_CLK 37 +/* CMU_FSYS1 */ +#define FOUT_MMC_PLL 1 + +#define CLK_MOUT_FSYS1_BUS_USER 2 +#define CLK_MOUT_FSYS1_MMC_PLL 3 +#define CLK_MOUT_FSYS1_MMC_CARD_USER 4 +#define CLK_MOUT_FSYS1_USBDRD_USER 5 +#define CLK_MOUT_FSYS1_MMC_CARD 6 + +#define CLK_DOUT_FSYS1_MMC_CARD 7 + +#define CLK_GOUT_FSYS1_PCLK 8 +#define CLK_GOUT_FSYS1_MMC_CARD_SDCLKIN 9 +#define CLK_GOUT_FSYS1_MMC_CARD_ACLK 10 +#define CLK_GOUT_FSYS1_USB20DRD_0_REFCLK 11 +#define CLK_GOUT_FSYS1_USB20DRD_1_REFCLK 12 +#define CLK_GOUT_FSYS1_USB30DRD_0_REFCLK 13 +#define CLK_GOUT_FSYS1_USB30DRD_1_REFCLK 14 +#define CLK_GOUT_FSYS1_USB20_0_ACLK 15 +#define CLK_GOUT_FSYS1_USB20_1_ACLK 16 +#define CLK_GOUT_FSYS1_USB30_0_ACLK 17 +#define CLK_GOUT_FSYS1_USB30_1_ACLK 18 + +#define FSYS1_NR_CLK 19 + /* CMU_FSYS2 */ #define CLK_MOUT_FSYS2_BUS_USER 1 #define CLK_MOUT_FSYS2_UFS_EMBD_USER 2 From patchwork Fri Jul 29 00:30:21 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chanho Park X-Patchwork-Id: 594443 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 97DFBC25B06 for ; Fri, 29 Jul 2022 00:36:21 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233678AbiG2AgU (ORCPT ); Thu, 28 Jul 2022 20:36:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35130 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231925AbiG2AgT (ORCPT ); Thu, 28 Jul 2022 20:36:19 -0400 Received: from mailout4.samsung.com (mailout4.samsung.com [203.254.224.34]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5A23278217 for ; Thu, 28 Jul 2022 17:36:16 -0700 (PDT) Received: from epcas2p2.samsung.com (unknown [182.195.41.54]) by mailout4.samsung.com (KnoxPortal) with ESMTP id 20220729003614epoutp0429e5a7dbae9f8ce0d14bbbb54bbd0e23~GJbV14LcK2142521425epoutp04o for ; Fri, 29 Jul 2022 00:36:14 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 mailout4.samsung.com 20220729003614epoutp0429e5a7dbae9f8ce0d14bbbb54bbd0e23~GJbV14LcK2142521425epoutp04o DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com; s=mail20170921; t=1659054974; bh=tpWhkDTEy1qfXTB5XQbk/zcg8j0xVeAX2VxvQJeenlk=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=I+rpoX93ddqXu4vSGkNSZhiZJD6JxC0WWPi547fvDv51eP8VxpMOmMLXWHg8rLO0X XYghMpxP9du2pYr1A9v/wLGSmhlz/bRMI3zgPxEvy8Y99FFZOyu0BKqM2ZtAfgfYE1 siQzo2TC9aQXls6a18HWe4I5PbTQvke1G/fCLUAM= Received: from epsnrtp3.localdomain (unknown [182.195.42.164]) by epcas2p3.samsung.com (KnoxPortal) with ESMTP id 20220729003613epcas2p3aa696c66761abedcf65b7c931a3b08f3~GJbU6op3q2821828218epcas2p3p; Fri, 29 Jul 2022 00:36:13 +0000 (GMT) Received: from epsmges2p4.samsung.com (unknown [182.195.36.70]) by epsnrtp3.localdomain (Postfix) with ESMTP id 4Lv7qJ5B45z4x9Q7; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) Received: from epcas2p1.samsung.com ( [182.195.41.53]) by epsmges2p4.samsung.com (Symantec Messaging Gateway) with SMTP id 54.66.09662.C7B23E26; Fri, 29 Jul 2022 09:36:12 +0900 (KST) Received: from epsmtrp1.samsung.com (unknown [182.195.40.13]) by epcas2p2.samsung.com (KnoxPortal) with ESMTPA id 20220729003612epcas2p2594f5e2a74c93232834882895d9824ea~GJbUHBS-53088830888epcas2p2u; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) Received: from epsmgms1p2.samsung.com (unknown [182.195.42.42]) by epsmtrp1.samsung.com (KnoxPortal) with ESMTP id 20220729003612epsmtrp12ef3c2beee12c2e0e18b4aba93c944c5~GJbUF6l8Q3217232172epsmtrp1o; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) X-AuditID: b6c32a48-9f7ff700000025be-b1-62e32b7c169e Received: from epsmtip2.samsung.com ( [182.195.34.31]) by epsmgms1p2.samsung.com (Symantec Messaging Gateway) with SMTP id 4A.70.08802.C7B23E26; Fri, 29 Jul 2022 09:36:12 +0900 (KST) Received: from localhost.localdomain (unknown [10.229.9.51]) by epsmtip2.samsung.com (KnoxPortal) with ESMTPA id 20220729003611epsmtip2bb4e58339afeec0a5dbbd24fe679b979~GJbT2kB7g0182201822epsmtip2i; Fri, 29 Jul 2022 00:36:11 +0000 (GMT) From: Chanho Park To: Sylwester Nawrocki , Tomasz Figa , Chanwoo Choi , Krzysztof Kozlowski , Stephen Boyd , Michael Turquette , Rob Herring , Krzysztof Kozlowski Cc: Sam Protsenko , Alim Akhtar , linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Chanho Park Subject: [PATCH v2 3/6] dt-bindings: clock: exynosautov9: add schema for cmu_fsys0/1 Date: Fri, 29 Jul 2022 09:30:21 +0900 Message-Id: <49eaadecfb346982dff46cffb870400b76a4e281.1659054220.git.chanho61.park@samsung.com> X-Mailer: git-send-email 2.37.1 In-Reply-To: MIME-Version: 1.0 X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFtrLJsWRmVeSWpSXmKPExsWy7bCmqW6N9uMkg08L1S0ezNvGZnF5v7bF 9S/PWS3mHznHatH34iGzxd7XW9ktNj2+xmrxseceq8WM8/uYLC6ecrVo3XuE3eLwm3ZWi3/X NrJYPO8Diq/a9YfRgd/j/Y1Wdo+ds+6ye2xa1cnmcefaHjaPzUvqPfq2rGL0+LxJLoA9Ktsm IzUxJbVIITUvOT8lMy/dVsk7ON453tTMwFDX0NLCXEkhLzE31VbJxSdA1y0zB+hqJYWyxJxS oFBAYnGxkr6dTVF+aUmqQkZ+cYmtUmpBSk6BeYFecWJucWleul5eaomVoYGBkSlQYUJ2xpRb fYwF94UrWpu/szQwzuLrYuTgkBAwkVg3L6OLkYtDSGAHo8SZdxdYIZxPjBKNV7rZIZzPjBLL Oj+zdTFygnV07dnABpHYxSgx7fd2RgjnI6PE46+7wKrYBHQltjx/BZYQEXjMJHH4SBtYC7NA G5PEtGcbWUGqhAXCJBbunskOYrMIqEq82/aZEcTmFYiXuPHsItQ+eYnrN9uYQWxOAVuJrqbv LBA1ghInZz4Bs5mBapq3zmYGWSAhsJZD4vzTNlaIZheJo017GSFsYYlXx7ewQ9hSEi/726Ds Yomlsz4xQTQ3MEpc3vYLarOxxKxn7YygcGIW0JRYv0sfEmTKEkduQe3lk+g4/JcdIswr0dEm BNGoLnFg+3QWCFtWonvOZ6hrPCR6/u1mgYTWBEaJrztes0xgVJiF5J1ZSN6ZhbB4ASPzKkax 1ILi3PTUYqMCE3gcJ+fnbmIEp2Mtjx2Ms99+0DvEyMTBeIhRgoNZSYQ3Ifp+khBvSmJlVWpR fnxRaU5q8SFGU2BgT2SWEk3OB2aEvJJ4QxNLAxMzM0NzI1MDcyVxXq+UDYlCAumJJanZqakF qUUwfUwcnFINTGedVY/XLJmaXDGlR1BC1EVC1cOn66dhQ0LzrcJeuc3fLA8v5ZE94TFDUL/2 9xztCWFP7wTWiuz6+u3FpnfHYyIOL2K71eD9w3JS5Lx58TnTBWrM3/W+PPZdtdvAwHHBI8vQ kD/18Z/K6xdM3ZD5ReRCpVm32qbsiX7Xk1tO2+fKbp8gyiR9nOWXBv+JGQmbplVs13j8d8LN ydPmnNO+HfjksVr1R2bfu4cF5N+4spto1aby+8wwUeeWsee9PbXOXWQb10NT2Vt+V2e/m/Tn yn/uTY8Zuj88nc10pvjX51j9epaSxUaKelJLGj9Vnq2xcpNNzXH51+NZ+7hEK6GvLVZFs+aH eOFmFUPHR86LlFiKMxINtZiLihMB8kNVEVAEAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFvrBLMWRmVeSWpSXmKPExsWy7bCSvG6N9uMkgwtTWCwezNvGZnF5v7bF 9S/PWS3mHznHatH34iGzxd7XW9ktNj2+xmrxseceq8WM8/uYLC6ecrVo3XuE3eLwm3ZWi3/X NrJYPO8Diq/a9YfRgd/j/Y1Wdo+ds+6ye2xa1cnmcefaHjaPzUvqPfq2rGL0+LxJLoA9issm JTUnsyy1SN8ugStjyq0+xoL7whWtzd9ZGhhn8XUxcnJICJhIdO3ZwNbFyMUhJLCDUWLHqxeM EAlZiWfvdrBD2MIS91uOsEIUvWeUmD55BgtIgk1AV2LL81eMIAkRgedMElNWHARzmAW6mCTu tH0CaxcWCJF43dgANpZFQFXi3bbPYDavQLzEjWcX2SBWyEtcv9nGDGJzCthKdDV9B9sgJGAj sWXZIjaIekGJkzOfgMWZgeqbt85mnsAoMAtJahaS1AJGplWMkqkFxbnpucWGBUZ5qeV6xYm5 xaV56XrJ+bmbGMGRo6W1g3HPqg96hxiZOBgPMUpwMCuJ8CZE308S4k1JrKxKLcqPLyrNSS0+ xCjNwaIkznuh62S8kEB6YklqdmpqQWoRTJaJg1OqgWmtO0Ndw+xK0QitCyWT/Ax/1fG/dq45 +Df5fIGc14fn+7Jmnzpve3b2tQ9GyXUhGuaGD/kvejYeexm5OOirpX6a3bwpK/YELVfwWinT 3NphohJ1ImX731D2PY63Wtb+EOCfdYuV5UFQ4/xFUx6uzeDL9ppSGvxOYZKA6L3+UzoBSZbs a6S/qEWLSXz+4ygTPGHv4e/B38ublfwNJooddXl1JurtIZf5L3L4RLTldv9v/Ga7x8ZVqryh 9c7z3y3HPN35w47kbHwvxtU9eYe4rGOF0ic2y+kLVDIulqxJXCeju+Tf85s2qxqrv12sdTwr qS1x9pHavD21AZ47j/h42QdN23koaRtvlrf+33MTJimxFGckGmoxFxUnAgD2+4VoCwMAAA== X-CMS-MailID: 20220729003612epcas2p2594f5e2a74c93232834882895d9824ea X-Msg-Generator: CA X-Sendblock-Type: AUTO_CONFIDENTIAL CMS-TYPE: 102P DLP-Filter: Pass X-CFilter-Loop: Reflected X-CMS-RootMailID: 20220729003612epcas2p2594f5e2a74c93232834882895d9824ea References: Precedence: bulk List-ID: X-Mailing-List: linux-samsung-soc@vger.kernel.org Add "samsung,exynosautov9-cmu-fsys0/1" compatibles to illustrate cmu_fsys0 and fsys1 for Exynos Auto v9 SoC. Signed-off-by: Chanho Park Reviewed-by: Krzysztof Kozlowski Acked-by: Chanwoo Choi --- .../clock/samsung,exynosautov9-clock.yaml | 44 +++++++++++++++++++ 1 file changed, 44 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/samsung,exynosautov9-clock.yaml b/Documentation/devicetree/bindings/clock/samsung,exynosautov9-clock.yaml index eafc715d2d02..2ab4642679c0 100644 --- a/Documentation/devicetree/bindings/clock/samsung,exynosautov9-clock.yaml +++ b/Documentation/devicetree/bindings/clock/samsung,exynosautov9-clock.yaml @@ -35,6 +35,8 @@ properties: - samsung,exynosautov9-cmu-top - samsung,exynosautov9-cmu-busmc - samsung,exynosautov9-cmu-core + - samsung,exynosautov9-cmu-fsys0 + - samsung,exynosautov9-cmu-fsys1 - samsung,exynosautov9-cmu-fsys2 - samsung,exynosautov9-cmu-peric0 - samsung,exynosautov9-cmu-peric1 @@ -107,6 +109,48 @@ allOf: - const: oscclk - const: dout_clkcmu_core_bus + - if: + properties: + compatible: + contains: + const: samsung,exynosautov9-cmu-fsys0 + + then: + properties: + clocks: + items: + - description: External reference clock (26 MHz) + - description: CMU_FSYS0 bus clock (from CMU_TOP) + - description: CMU_FSYS0 pcie clock (from CMU_TOP) + + clock-names: + items: + - const: oscclk + - const: dout_clkcmu_fsys0_bus + - const: dout_clkcmu_fsys0_pcie + + - if: + properties: + compatible: + contains: + const: samsung,exynosautov9-cmu-fsys1 + + then: + properties: + clocks: + items: + - description: External reference clock (26 MHz) + - description: CMU_FSYS1 bus clock (from CMU_TOP) + - description: CMU_FSYS1 mmc card clock (from CMU_TOP) + - description: CMU_FSYS1 usb clock (from CMU_TOP) + + clock-names: + items: + - const: oscclk + - const: dout_clkcmu_fsys1_bus + - const: dout_clkcmu_fsys1_mmc_card + - const: dout_clkcmu_fsys1_usbdrd + - if: properties: compatible: From patchwork Fri Jul 29 00:30:22 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chanho Park X-Patchwork-Id: 594442 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 015FFC25B0E for ; Fri, 29 Jul 2022 00:36:22 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233584AbiG2AgW (ORCPT ); Thu, 28 Jul 2022 20:36:22 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35136 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233700AbiG2AgT (ORCPT ); Thu, 28 Jul 2022 20:36:19 -0400 Received: from mailout1.samsung.com (mailout1.samsung.com [203.254.224.24]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id DCE1065665 for ; Thu, 28 Jul 2022 17:36:18 -0700 (PDT) Received: from epcas2p3.samsung.com (unknown [182.195.41.55]) by mailout1.samsung.com (KnoxPortal) with ESMTP id 20220729003614epoutp014c8a4ae9df68e67c05b4a89675a905a4~GJbWOl3Lk0269602696epoutp01J for ; Fri, 29 Jul 2022 00:36:14 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 mailout1.samsung.com 20220729003614epoutp014c8a4ae9df68e67c05b4a89675a905a4~GJbWOl3Lk0269602696epoutp01J DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com; s=mail20170921; t=1659054974; bh=/y6v2BIvfHn8DiE8LBKhSo+f6cx+IeKLxPebpXSG0Zg=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=efF0sIwxjM7D5WIoGi/LhWKiBa2wlZIoxn6JH4EV2MrMAHVALc6Gode0vlcGbYLUi h6jzf/qZQOKlzi96dhkkYPgIDBIX2+Mdj9kTt9ZA8zlgYVbe8BkTyRKLXjB6Q545RX +Udw2WE3yk4WgK6FhcKWkZlakt1ln9hFywidbQEA= Received: from epsnrtp3.localdomain (unknown [182.195.42.164]) by epcas2p1.samsung.com (KnoxPortal) with ESMTP id 20220729003613epcas2p10ff6e39b02b15a0517101bd7d225d895~GJbVk4ejs2881228812epcas2p1b; Fri, 29 Jul 2022 00:36:13 +0000 (GMT) Received: from epsmges2p1.samsung.com (unknown [182.195.36.97]) by epsnrtp3.localdomain (Postfix) with ESMTP id 4Lv7qK0qBqz4x9Q7; Fri, 29 Jul 2022 00:36:13 +0000 (GMT) Received: from epcas2p4.samsung.com ( [182.195.41.56]) by epsmges2p1.samsung.com (Symantec Messaging Gateway) with SMTP id 9D.C1.09666.C7B23E26; Fri, 29 Jul 2022 09:36:13 +0900 (KST) Received: from epsmtrp2.samsung.com (unknown [182.195.40.14]) by epcas2p2.samsung.com (KnoxPortal) with ESMTPA id 20220729003612epcas2p20729747ecb512eec2b7f8ed55a8bfac2~GJbUOuDMw2400324003epcas2p2Q; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) Received: from epsmgms1p1new.samsung.com (unknown [182.195.42.41]) by epsmtrp2.samsung.com (KnoxPortal) with ESMTP id 20220729003612epsmtrp250e6c90ff7919afdc7bb0298ba712a28~GJbUN4LC11035310353epsmtrp2Z; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) X-AuditID: b6c32a45-471ff700000025c2-24-62e32b7caa8b Received: from epsmtip2.samsung.com ( [182.195.34.31]) by epsmgms1p1new.samsung.com (Symantec Messaging Gateway) with SMTP id BA.1B.08905.C7B23E26; Fri, 29 Jul 2022 09:36:12 +0900 (KST) Received: from localhost.localdomain (unknown [10.229.9.51]) by epsmtip2.samsung.com (KnoxPortal) with ESMTPA id 20220729003612epsmtip2c719079d52d19c6ef707e51ca9d2f056~GJbT_QDlm0066700667epsmtip2N; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) From: Chanho Park To: Sylwester Nawrocki , Tomasz Figa , Chanwoo Choi , Krzysztof Kozlowski , Stephen Boyd , Michael Turquette , Rob Herring , Krzysztof Kozlowski Cc: Sam Protsenko , Alim Akhtar , linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Chanho Park Subject: [PATCH v2 4/6] arm64: dts: exynosautov9: add fsys0/1 clock DT nodes Date: Fri, 29 Jul 2022 09:30:22 +0900 Message-Id: <50f8145bca30cf5c900359d0b78c1c617090e021.1659054220.git.chanho61.park@samsung.com> X-Mailer: git-send-email 2.37.1 In-Reply-To: MIME-Version: 1.0 X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFtrHJsWRmVeSWpSXmKPExsWy7bCmhW6t9uMkg3kXmCwezNvGZnF5v7bF 9S/PWS3mHznHatH34iGzxd7XW9ktNj2+xmrxseceq8WM8/uYLC6ecrVo3XuE3eLwm3ZWi3/X NrJYPO8Diq/a9YfRgd/j/Y1Wdo+ds+6ye2xa1cnmcefaHjaPzUvqPfq2rGL0+LxJLoA9Ktsm IzUxJbVIITUvOT8lMy/dVsk7ON453tTMwFDX0NLCXEkhLzE31VbJxSdA1y0zB+hqJYWyxJxS oFBAYnGxkr6dTVF+aUmqQkZ+cYmtUmpBSk6BeYFecWJucWleul5eaomVoYGBkSlQYUJ2xomn 29gKPvJUzOjexNTAuIWri5GTQ0LAROLcpbWsXYxcHEICOxglTn28zgLhfGKUePd1JyOE841R YtG2RmaYlvU/LrBDJPYySvzd+ZsJwvnIKHGgYSYbSBWbgK7EluevwNpFBB4zSRw+0sYG4jAL tDFJTHu2kRWkSljAR+LIr06wuSwCqhI7390Hi/MKxEtcfvaVFWKfvMT1m21gNZwCthJdTd9Z IGoEJU7OfAJmMwPVNG+dzQyyQEJgLYfExg/bGCGaXSTefDjMBmELS7w6voUdwpaS+PxuL1S8 WGLprE9MEM0NjBKXt/2CShhLzHrWDjSIA2iDpsT6XfogpoSAssSRW1B7+SQ6Dv9lhwjzSnS0 CUE0qksc2D6dBcKWleie8xnqFQ+J2wthoT2BUeLFv2fsExgVZiF5ZxaSd2YhLF7AyLyKUSy1 oDg3PbXYqMAQHsnJ+bmbGMEJWct1B+Pktx/0DjEycTAeYpTgYFYS4U2Ivp8kxJuSWFmVWpQf X1Sak1p8iNEUGNgTmaVEk/OBOSGvJN7QxNLAxMzM0NzI1MBcSZzXK2VDopBAemJJanZqakFq EUwfEwenVAOTmMRVr5vyH/uftIev+tv3Z45qrprb5ICq7Ys+XX7ucmHdq3s3Hq295JP0MMfz eI/58hUWZv5t83b+dL2pahv4o3/HEv7Tu25cf3Ilb2bOLPf7P7fNV1Odar+86Y8n15ank+dx Rt5g3/9KPGDWHv1X8bHq6/niWmJzJgaqp9Zwq2hWeIfPansoqHN3gVqK2eO2q7uva75dYROa aZRnvCtQtp339Z+6urW5zXksmtXuZ3RDf/CwKv5ZfYmr790N11fPF8jlFjfe586arz3pSFa7 RedWu+gJb7+0GjoZL/DonRZvyzNXpP7Ino3TPu2OUi5Y3HH7Vs+kY6bKDPYezrI8DnNvZpzV /FeqVDF17cKDSizFGYmGWsxFxYkAk1/GC1EEAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFvrBLMWRmVeSWpSXmKPExsWy7bCSvG6N9uMkg7vPuS0ezNvGZnF5v7bF 9S/PWS3mHznHatH34iGzxd7XW9ktNj2+xmrxseceq8WM8/uYLC6ecrVo3XuE3eLwm3ZWi3/X NrJYPO8Diq/a9YfRgd/j/Y1Wdo+ds+6ye2xa1cnmcefaHjaPzUvqPfq2rGL0+LxJLoA9issm JTUnsyy1SN8ugSvjxNNtbAUfeSpmdG9iamDcwtXFyMkhIWAisf7HBfYuRi4OIYHdjBIXj7Uw QSRkJZ6928EOYQtL3G85wgpR9J5R4va2+WAJNgFdiS3PXzGCJEQEnjNJTFlxEMxhFuhikrjT 9gmsSljAR+LIr05mEJtFQFVi57v7rCA2r0C8xOVnX1khVshLXL/ZBlbDKWAr0dX0nQXEFhKw kdiybBEbRL2gxMmZT8DizED1zVtnM09gFJiFJDULSWoBI9MqRsnUguLc9NxiwwLDvNRyveLE 3OLSvHS95PzcTYzgyNHS3MG4fdUHvUOMTByMhxglOJiVRHgTou8nCfGmJFZWpRblxxeV5qQW H2KU5mBREue90HUyXkggPbEkNTs1tSC1CCbLxMEp1cCkeMayyUNHkH3b0RNa68/mMu860PVu W8oJ8Tqha6aNPbX26S2V4WmNB+Krd19jLl/dfX7ZvG3WB6dp63hpy7GsbWz68+Xo4QbDq/P3 +ccmdsrMYtXfxCPf7NO1adKn+6qi95srMv76B2u1f/T0zGv9Ym9/iqsv/PSv9XNTD0k+y74s vsb348pfderZmtemr2SMfdOeNulX7MEHnz2SIj8abll38Zrkz+97Fq/8c+XknZc+f51uNXw5 69j7TbRxzZSkvM5i4R1F9wX+G72XmRR71/vtpoJN6ToMy5mv3VI0T0xg27ej+Y3NtZtxBouS 37Vr/6ycGR2z9W69yja76EcyiqnP0l/8Oex03+G99KUwJZbijERDLeai4kQAXQ8S9AsDAAA= X-CMS-MailID: 20220729003612epcas2p20729747ecb512eec2b7f8ed55a8bfac2 X-Msg-Generator: CA X-Sendblock-Type: AUTO_CONFIDENTIAL CMS-TYPE: 102P DLP-Filter: Pass X-CFilter-Loop: Reflected X-CMS-RootMailID: 20220729003612epcas2p20729747ecb512eec2b7f8ed55a8bfac2 References: Precedence: bulk List-ID: X-Mailing-List: linux-samsung-soc@vger.kernel.org Add cmu_fsys0 and cmu_fsys1 for PCIe clocks and USB/MMC clocks respectively. Signed-off-by: Chanho Park Reviewed-by: Chanwoo Choi --- arch/arm64/boot/dts/exynos/exynosautov9.dtsi | 28 ++++++++++++++++++++ 1 file changed, 28 insertions(+) diff --git a/arch/arm64/boot/dts/exynos/exynosautov9.dtsi b/arch/arm64/boot/dts/exynos/exynosautov9.dtsi index 2013718532f3..58b3b0c5d3fc 100644 --- a/arch/arm64/boot/dts/exynos/exynosautov9.dtsi +++ b/arch/arm64/boot/dts/exynos/exynosautov9.dtsi @@ -207,6 +207,34 @@ cmu_peric1: clock-controller@10800000 { "dout_clkcmu_peric1_ip"; }; + cmu_fsys0: clock-controller@17700000 { + compatible = "samsung,exynosautov9-cmu-fsys0"; + reg = <0x17700000 0x8000>; + #clock-cells = <1>; + + clocks = <&xtcxo>, + <&cmu_top DOUT_CLKCMU_FSYS0_BUS>, + <&cmu_top DOUT_CLKCMU_FSYS0_PCIE>; + clock-names = "oscclk", + "dout_clkcmu_fsys0_bus", + "dout_clkcmu_fsys0_pcie"; + }; + + cmu_fsys1: clock-controller@17040000 { + compatible = "samsung,exynosautov9-cmu-fsys1"; + reg = <0x17040000 0x8000>; + #clock-cells = <1>; + + clocks = <&xtcxo>, + <&cmu_top DOUT_CLKCMU_FSYS1_BUS>, + <&cmu_top GOUT_CLKCMU_FSYS1_MMC_CARD>, + <&cmu_top DOUT_CLKCMU_FSYS1_USBDRD>; + clock-names = "oscclk", + "dout_clkcmu_fsys1_bus", + "gout_clkcmu_fsys1_mmc_card", + "dout_clkcmu_fsys1_usbdrd"; + }; + cmu_fsys2: clock-controller@17c00000 { compatible = "samsung,exynosautov9-cmu-fsys2"; reg = <0x17c00000 0x8000>; From patchwork Fri Jul 29 00:30:23 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chanho Park X-Patchwork-Id: 594441 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 46538C19F2A for ; Fri, 29 Jul 2022 00:36:22 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233713AbiG2AgV (ORCPT ); Thu, 28 Jul 2022 20:36:21 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35122 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233305AbiG2AgT (ORCPT ); Thu, 28 Jul 2022 20:36:19 -0400 Received: from mailout4.samsung.com (mailout4.samsung.com [203.254.224.34]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7288378DD0 for ; Thu, 28 Jul 2022 17:36:16 -0700 (PDT) Received: from epcas2p1.samsung.com (unknown [182.195.41.53]) by mailout4.samsung.com (KnoxPortal) with ESMTP id 20220729003614epoutp04bb2924f052352e7a55b84a27bd2b77bd~GJbV3joNO2166121661epoutp04Q for ; Fri, 29 Jul 2022 00:36:14 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 mailout4.samsung.com 20220729003614epoutp04bb2924f052352e7a55b84a27bd2b77bd~GJbV3joNO2166121661epoutp04Q DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com; s=mail20170921; t=1659054974; bh=M7oogkQpztp5sjlSRj6N9GMYvr0b+Kxo7LymYzgVHL0=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=QRDBWkngdzPat8ZlTX03e01L6VwLaKORzhKrf8b7EQMa7MoHOps+35jaB0HZN3Q9G kfTo0suSgTgKcifBjo37UYyxjp0J0sA0KXQiXHO/SJOwOuK07n0XOsPQd6UIUIVgnB a+2RKTvmrg97TpzwHGY9XYEn58ReizYsvOb60TlI= Received: from epsnrtp3.localdomain (unknown [182.195.42.164]) by epcas2p4.samsung.com (KnoxPortal) with ESMTP id 20220729003613epcas2p42b2a43dc9b5cb2166ecfc3cced25471e~GJbVS3dPy1916219162epcas2p43; Fri, 29 Jul 2022 00:36:13 +0000 (GMT) Received: from epsmges2p3.samsung.com (unknown [182.195.36.102]) by epsnrtp3.localdomain (Postfix) with ESMTP id 4Lv7qK0ylwz4x9QB; Fri, 29 Jul 2022 00:36:13 +0000 (GMT) Received: from epcas2p4.samsung.com ( [182.195.41.56]) by epsmges2p3.samsung.com (Symantec Messaging Gateway) with SMTP id 4E.78.09642.C7B23E26; Fri, 29 Jul 2022 09:36:13 +0900 (KST) Received: from epsmtrp2.samsung.com (unknown [182.195.40.14]) by epcas2p4.samsung.com (KnoxPortal) with ESMTPA id 20220729003612epcas2p466c8e3f2dda399d40a8f8b45edcc9552~GJbUa8YPw1916119161epcas2p4G; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) Received: from epsmgms1p1new.samsung.com (unknown [182.195.42.41]) by epsmtrp2.samsung.com (KnoxPortal) with ESMTP id 20220729003612epsmtrp28dc476716908699e994540b90bcfdc8d~GJbUZ1nXQ1035210352epsmtrp2c; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) X-AuditID: b6c32a47-5e1ff700000025aa-82-62e32b7c487f Received: from epsmtip2.samsung.com ( [182.195.34.31]) by epsmgms1p1new.samsung.com (Symantec Messaging Gateway) with SMTP id BB.1B.08905.C7B23E26; Fri, 29 Jul 2022 09:36:12 +0900 (KST) Received: from localhost.localdomain (unknown [10.229.9.51]) by epsmtip2.samsung.com (KnoxPortal) with ESMTPA id 20220729003612epsmtip28d8c4f574089dc7d5d2b77d05311dc89~GJbUF43Pc0075200752epsmtip2K; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) From: Chanho Park To: Sylwester Nawrocki , Tomasz Figa , Chanwoo Choi , Krzysztof Kozlowski , Stephen Boyd , Michael Turquette , Rob Herring , Krzysztof Kozlowski Cc: Sam Protsenko , Alim Akhtar , linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Chanho Park Subject: [PATCH v2 5/6] clk: samsung: exynosautov9: add fsys0 clock support Date: Fri, 29 Jul 2022 09:30:23 +0900 Message-Id: X-Mailer: git-send-email 2.37.1 In-Reply-To: MIME-Version: 1.0 X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFtrDJsWRmVeSWpSXmKPExsWy7bCmhW6t9uMkg6l3mSwezNvGZnF5v7bF 9S/PWS3mHznHatH34iGzxd7XW9ktNj2+xmrxseceq8WM8/uYLC6ecrVo3XuE3eLwm3ZWi3/X NrJYPO8Diq/a9YfRgd/j/Y1Wdo+ds+6ye2xa1cnmcefaHjaPzUvqPfq2rGL0+LxJLoA9Ktsm IzUxJbVIITUvOT8lMy/dVsk7ON453tTMwFDX0NLCXEkhLzE31VbJxSdA1y0zB+hqJYWyxJxS oFBAYnGxkr6dTVF+aUmqQkZ+cYmtUmpBSk6BeYFecWJucWleul5eaomVoYGBkSlQYUJ2xozt u9kKvmZWfJx8nbWB8WBsFyMnh4SAiUTT+0usXYxcHEICOxgltrSuZIZwPjFKfFu7Gcr5xihx b+ckVpiW753fmSASexklOh/cYYRwPjJKrDj9HKyKTUBXYsvzV2AJEYHHTBKHj7SxgTjMAm1M EtOebQSrEhbwlui8soQdxGYRUJVo7d/DBGLzCsRLHJvyiBlin7zE9ZttYDangK1EV9N3Foga QYmTM5+A2cxANc1bZ4MdKyGwlkNiyqQ1LBDNLhLrV+yFsoUlXh3fwg5hS0l8freXDcIullg6 6xMTRHMDo8Tlbb+gEsYSs561A/3AAbRBU2L9Ln0QU0JAWeLILai9fBIdh/+yQ4R5JTrahCAa 1SUObJ8OtVVWonvOZ1aIEg+JR2cKQcJCAhMYJW5PYpzAqDALyTOzkDwzC2HtAkbmVYxiqQXF uempxUYFxvAoTs7P3cQITsZa7jsYZ7z9oHeIkYmD8RCjBAezkghvQvT9JCHelMTKqtSi/Pii 0pzU4kOMpsCgnsgsJZqcD8wHeSXxhiaWBiZmZobmRqYG5krivF4pGxKFBNITS1KzU1MLUotg +pg4OKUamCrXsZtOqVHakLgq40dVSOkCjdCcqIX6Mq+//TA2PSFsorVT3GqKt/asjTzLVYO8 tf84JZzfo7Na/1nB9U9Jx5ZZfOGZwhK546DEMcZ5y87uMGbYtSeit+XLt39cvJ7LUpN2F6d0 7538/IH8ESO5m7+W1BiXRkbI3N7iVrBqVrz05lsNXM3fbz5nLtm8Z+2zVXvvme1IWxDwP7Bn o6Bt2a2KX8V+9TwbbSodC+ybFvlpd+xeeH61Sxafwac37hZL+Xgdyh5oyEd4ltnLf2T5O11e UObHp4P/QozOLjV8mLDlvMnXpLjeI1VeiWvWrDG98jeVce4krRuahppOawVcTKf3VvzM/r5u ZeiW1XVVb5VYijMSDbWYi4oTAcPuMytPBAAA X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFvrBLMWRmVeSWpSXmKPExsWy7bCSvG6N9uMkgx93hS0ezNvGZnF5v7bF 9S/PWS3mHznHatH34iGzxd7XW9ktNj2+xmrxseceq8WM8/uYLC6ecrVo3XuE3eLwm3ZWi3/X NrJYPO8Diq/a9YfRgd/j/Y1Wdo+ds+6ye2xa1cnmcefaHjaPzUvqPfq2rGL0+LxJLoA9issm JTUnsyy1SN8ugStjxvbdbAVfMys+Tr7O2sB4MLaLkZNDQsBE4nvnd6YuRi4OIYHdjBIXpnxl g0jISjx7t4MdwhaWuN9yhBWi6D2jxIS/L1hAEmwCuhJbnr9iBEmICDxnkpiy4iCYwyzQxSRx p+0TWLuwgLdE55UlYDaLgKpEa/8eJhCbVyBe4tiUR8wQK+Qlrt9sA7M5BWwlupq+g20QErCR 2LJsERtEvaDEyZlPwOLMQPXNW2czT2AUmIUkNQtJagEj0ypGydSC4tz03GLDAsO81HK94sTc 4tK8dL3k/NxNjODI0dLcwbh91Qe9Q4xMHIyHGCU4mJVEeBOi7ycJ8aYkVlalFuXHF5XmpBYf YpTmYFES573QdTJeSCA9sSQ1OzW1ILUIJsvEwSnVwGS2YtW9v+uWh11TPCy98P2l/61ibXXd XfH7qot2MHpFPLYJ3MjF47deyyrFcXKvwN4P0i/luwUlelo3TTbPKLR6qPI3arO6+IJPbcfm Ja9aIik897/3+bcx5YdvBukeTq3Yp1WuuOaDXVori/9Wkb4gCXYvk4xvdZ+PnNBYYHDPb5ld 1kf2b4/fzPCxT1XQXLy0aYFUQUb73A6xzxOmHTljsnXRgvOSHC/lwm9MclwiYnyeW2Olvuqd L+vnT3946fE5dYOy+y5eB3/s1rsVMv/w3YcZ4lyX78/6M82f4fl1lmVihxd/YZ5jN2mNsMn9 j1NebplgsN4zOifpifrRvxp2Nv9W//y43y67QlRnhtMKJZbijERDLeai4kQAjyzuqQsDAAA= X-CMS-MailID: 20220729003612epcas2p466c8e3f2dda399d40a8f8b45edcc9552 X-Msg-Generator: CA X-Sendblock-Type: AUTO_CONFIDENTIAL CMS-TYPE: 102P DLP-Filter: Pass X-CFilter-Loop: Reflected X-CMS-RootMailID: 20220729003612epcas2p466c8e3f2dda399d40a8f8b45edcc9552 References: Precedence: bulk List-ID: X-Mailing-List: linux-samsung-soc@vger.kernel.org CMU_FSYS0 block provides clocks for PCIe Gen3 1 x 4Lanes and 2 x 2 Lanes. Signed-off-by: Chanho Park Acked-by: Chanwoo Choi Acked-by: Krzysztof Kozlowski --- drivers/clk/samsung/clk-exynosautov9.c | 243 +++++++++++++++++++++++++ 1 file changed, 243 insertions(+) diff --git a/drivers/clk/samsung/clk-exynosautov9.c b/drivers/clk/samsung/clk-exynosautov9.c index d9e1f8e4a7b4..527a6837661e 100644 --- a/drivers/clk/samsung/clk-exynosautov9.c +++ b/drivers/clk/samsung/clk-exynosautov9.c @@ -1067,6 +1067,246 @@ static const struct samsung_cmu_info core_cmu_info __initconst = { .clk_name = "dout_clkcmu_core_bus", }; +/* ---- CMU_FSYS0 ---------------------------------------------------------- */ + +/* Register Offset definitions for CMU_FSYS2 (0x17700000) */ +#define PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER 0x0600 +#define PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER 0x0610 +#define CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK 0x2000 + +#define CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_PHY_REFCLK_IN 0x2004 +#define CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_PHY_REFCLK_IN 0x2008 +#define CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_PHY_REFCLK_IN 0x200c +#define CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_PHY_REFCLK_IN 0x2010 +#define CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_PHY_REFCLK_IN 0x2014 +#define CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_PHY_REFCLK_IN 0x2018 + +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_DBI_ACLK 0x205c +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_MSTR_ACLK 0x2060 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_SLV_ACLK 0x2064 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_DBI_ACLK 0x206c +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_MSTR_ACLK 0x2070 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_SLV_ACLK 0x2074 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_PIPE_CLK 0x207c + +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_DBI_ACLK 0x2084 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_MSTR_ACLK 0x2088 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_SLV_ACLK 0x208c +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_DBI_ACLK 0x2094 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_MSTR_ACLK 0x2098 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_SLV_ACLK 0x209c +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_PIPE_CLK 0x20a4 + +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_DBI_ACLK 0x20ac +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_MSTR_ACLK 0x20b0 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_SLV_ACLK 0x20b4 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_DBI_ACLK 0x20bc +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_MSTR_ACLK 0x20c0 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_SLV_ACLK 0x20c4 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_PIPE_CLK 0x20cc + +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_2L0_CLK 0x20d4 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_2L1_CLK 0x20d8 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_4L_CLK 0x20dc +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_2L0_CLK 0x20e0 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_2L1_CLK 0x20e4 +#define CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_4L_CLK 0x20e8 + + +static const unsigned long fsys0_clk_regs[] __initconst = { + PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER, + PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER, + CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK, + CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_PHY_REFCLK_IN, + CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_PHY_REFCLK_IN, + CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_PHY_REFCLK_IN, + CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_PHY_REFCLK_IN, + CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_PHY_REFCLK_IN, + CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_PHY_REFCLK_IN, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_DBI_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_MSTR_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_SLV_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_DBI_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_MSTR_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_SLV_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_PIPE_CLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_DBI_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_MSTR_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_SLV_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_DBI_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_MSTR_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_SLV_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_PIPE_CLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_DBI_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_MSTR_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_SLV_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_DBI_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_MSTR_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_SLV_ACLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_PIPE_CLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_2L0_CLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_2L1_CLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_4L_CLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_2L0_CLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_2L1_CLK, + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_4L_CLK, +}; + +/* List of parent clocks for Muxes in CMU_FSYS0 */ +PNAME(mout_fsys0_bus_user_p) = { "oscclk", "dout_clkcmu_fsys0_bus" }; +PNAME(mout_fsys0_pcie_user_p) = { "oscclk", "dout_clkcmu_fsys0_pcie" }; + +static const struct samsung_mux_clock fsys0_mux_clks[] __initconst = { + MUX(CLK_MOUT_FSYS0_BUS_USER, "mout_fsys0_bus_user", + mout_fsys0_bus_user_p, PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER, 4, 1), + MUX(CLK_MOUT_FSYS0_PCIE_USER, "mout_fsys0_pcie_user", + mout_fsys0_pcie_user_p, PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER, 4, 1), +}; + +static const struct samsung_gate_clock fsys0_gate_clks[] __initconst = { + GATE(CLK_GOUT_FSYS0_BUS_PCLK, "gout_fsys0_bus_pclk", + "mout_fsys0_bus_user", + CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK, + 21, CLK_IGNORE_UNUSED, 0), + + /* Gen3 2L0 */ + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X1_REFCLK, + "gout_fsys0_pcie_gen3_2l0_x1_refclk", "mout_fsys0_pcie_user", + CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_PHY_REFCLK_IN, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X2_REFCLK, + "gout_fsys0_pcie_gen3_2l0_x2_refclk", "mout_fsys0_pcie_user", + CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_PHY_REFCLK_IN, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X1_DBI_ACLK, + "gout_fsys0_pcie_gen3_2l0_x1_dbi_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_DBI_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X1_MSTR_ACLK, + "gout_fsys0_pcie_gen3_2l0_x1_mstr_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_MSTR_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X1_SLV_ACLK, + "gout_fsys0_pcie_gen3_2l0_x1_slv_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X1_SLV_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X2_DBI_ACLK, + "gout_fsys0_pcie_gen3_2l0_x2_dbi_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_DBI_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X2_MSTR_ACLK, + "gout_fsys0_pcie_gen3_2l0_x2_mstr_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_MSTR_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L0_X2_SLV_ACLK, + "gout_fsys0_pcie_gen3_2l0_x2_slv_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_X2_SLV_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3A_2L0_CLK, + "gout_fsys0_pcie_gen3a_2l0_clk", "mout_fsys0_pcie_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_2L0_CLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3B_2L0_CLK, + "gout_fsys0_pcie_gen3b_2l0_clk", "mout_fsys0_pcie_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_2L0_CLK, + 21, 0, 0), + + /* Gen3 2L1 */ + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X1_REFCLK, + "gout_fsys0_pcie_gen3_2l1_x1_refclk", "mout_fsys0_pcie_user", + CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_PHY_REFCLK_IN, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X2_REFCLK, + "gout_fsys0_pcie_gen3_2l1_x2_refclk", "mout_fsys0_pcie_user", + CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_PHY_REFCLK_IN, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X1_DBI_ACLK, + "gout_fsys0_pcie_gen3_2l1_x1_dbi_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_DBI_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X1_MSTR_ACLK, + "gout_fsys0_pcie_gen3_2l1_x1_mstr_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_MSTR_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X1_SLV_ACLK, + "gout_fsys0_pcie_gen3_2l1_x1_slv_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X1_SLV_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X2_DBI_ACLK, + "gout_fsys0_pcie_gen3_2l1_x2_dbi_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_DBI_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X2_MSTR_ACLK, + "gout_fsys0_pcie_gen3_2l1_x2_mstr_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_MSTR_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_2L1_X2_SLV_ACLK, + "gout_fsys0_pcie_gen3_2l1_x2_slv_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_X2_SLV_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3A_2L1_CLK, + "gout_fsys0_pcie_gen3a_2l1_clk", "mout_fsys0_pcie_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_2L1_CLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3B_2L1_CLK, + "gout_fsys0_pcie_gen3b_2l1_clk", "mout_fsys0_pcie_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_2L1_CLK, + 21, 0, 0), + + /* Gen3 4L */ + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X2_REFCLK, + "gout_fsys0_pcie_gen3_4l_x2_refclk", "mout_fsys0_pcie_user", + CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_PHY_REFCLK_IN, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X4_REFCLK, + "gout_fsys0_pcie_gen3_4l_x4_refclk", "mout_fsys0_pcie_user", + CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_PHY_REFCLK_IN, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X2_DBI_ACLK, + "gout_fsys0_pcie_gen3_4l_x2_dbi_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_DBI_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X2_MSTR_ACLK, + "gout_fsys0_pcie_gen3_4l_x2_mstr_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_MSTR_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X2_SLV_ACLK, + "gout_fsys0_pcie_gen3_4l_x2_slv_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X2_SLV_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X4_DBI_ACLK, + "gout_fsys0_pcie_gen3_4l_x4_dbi_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_DBI_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X4_MSTR_ACLK, + "gout_fsys0_pcie_gen3_4l_x4_mstr_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_MSTR_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3_4L_X4_SLV_ACLK, + "gout_fsys0_pcie_gen3_4l_x4_slv_aclk", "mout_fsys0_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_X4_SLV_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3A_4L_CLK, + "gout_fsys0_pcie_gen3a_4l_clk", "mout_fsys0_pcie_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3A_4L_CLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS0_PCIE_GEN3B_4L_CLK, + "gout_fsys0_pcie_gen3b_4l_clk", "mout_fsys0_pcie_user", + CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3B_4L_CLK, + 21, 0, 0), +}; + +static const struct samsung_cmu_info fsys0_cmu_info __initconst = { + .mux_clks = fsys0_mux_clks, + .nr_mux_clks = ARRAY_SIZE(fsys0_mux_clks), + .gate_clks = fsys0_gate_clks, + .nr_gate_clks = ARRAY_SIZE(fsys0_gate_clks), + .nr_clk_ids = FSYS0_NR_CLK, + .clk_regs = fsys0_clk_regs, + .nr_clk_regs = ARRAY_SIZE(fsys0_clk_regs), + .clk_name = "dout_clkcmu_fsys0_bus", +}; + /* ---- CMU_FSYS2 ---------------------------------------------------------- */ /* Register Offset definitions for CMU_FSYS2 (0x17c00000) */ @@ -1701,6 +1941,9 @@ static const struct of_device_id exynosautov9_cmu_of_match[] = { }, { .compatible = "samsung,exynosautov9-cmu-core", .data = &core_cmu_info, + }, { + .compatible = "samsung,exynosautov9-cmu-fsys0", + .data = &fsys0_cmu_info, }, { .compatible = "samsung,exynosautov9-cmu-fsys2", .data = &fsys2_cmu_info, From patchwork Fri Jul 29 00:30:24 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chanho Park X-Patchwork-Id: 594609 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 95733C19F2B for ; Fri, 29 Jul 2022 00:36:20 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233702AbiG2AgU (ORCPT ); Thu, 28 Jul 2022 20:36:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35120 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233678AbiG2AgS (ORCPT ); Thu, 28 Jul 2022 20:36:18 -0400 Received: from mailout2.samsung.com (mailout2.samsung.com [203.254.224.25]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8941277A6E for ; Thu, 28 Jul 2022 17:36:15 -0700 (PDT) Received: from epcas2p4.samsung.com (unknown [182.195.41.56]) by mailout2.samsung.com (KnoxPortal) with ESMTP id 20220729003614epoutp02112a3d4b8269b7c57e4938f3dbfc6a86~GJbV0YwAV0513605136epoutp02N for ; Fri, 29 Jul 2022 00:36:14 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 mailout2.samsung.com 20220729003614epoutp02112a3d4b8269b7c57e4938f3dbfc6a86~GJbV0YwAV0513605136epoutp02N DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com; s=mail20170921; t=1659054974; bh=NZbi1R5mScOU9IsiIc2NDSvoSk0KABzd5j6IYyV63rY=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=u2NG0Ex9GhMeJgCtcilp4DfB5pc7ZbwjMEejJf6te4OmGcgVQSGmu/jFnxDQHWkcG XoolHzZG6i/KKa9rnZAnmOtR5dFEgmfBtME+EMdTi7uPS8bUmfVIQvy5e3gdENO7VQ fc19d00Gcl0tQRaurIceGTnAjS7SLiO42Lrn3a30= Received: from epsnrtp1.localdomain (unknown [182.195.42.162]) by epcas2p4.samsung.com (KnoxPortal) with ESMTP id 20220729003613epcas2p4a1d38ca859e7628ca198317511577152~GJbVPFCa61918919189epcas2p4s; Fri, 29 Jul 2022 00:36:13 +0000 (GMT) Received: from epsmges2p4.samsung.com (unknown [182.195.36.100]) by epsnrtp1.localdomain (Postfix) with ESMTP id 4Lv7qK089Yz4x9Q5; Fri, 29 Jul 2022 00:36:13 +0000 (GMT) Received: from epcas2p3.samsung.com ( [182.195.41.55]) by epsmges2p4.samsung.com (Symantec Messaging Gateway) with SMTP id 75.66.09662.C7B23E26; Fri, 29 Jul 2022 09:36:12 +0900 (KST) Received: from epsmtrp1.samsung.com (unknown [182.195.40.13]) by epcas2p4.samsung.com (KnoxPortal) with ESMTPA id 20220729003612epcas2p4cd006dcd814ff49583aa44921fbbed5a~GJbUd0A1M1916219162epcas2p42; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) Received: from epsmgms1p2.samsung.com (unknown [182.195.42.42]) by epsmtrp1.samsung.com (KnoxPortal) with ESMTP id 20220729003612epsmtrp16fa748709ceea95b5012e7555a4a2f5e~GJbUa0PT83217232172epsmtrp1p; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) X-AuditID: b6c32a48-20206a80000025be-b3-62e32b7c3e23 Received: from epsmtip2.samsung.com ( [182.195.34.31]) by epsmgms1p2.samsung.com (Symantec Messaging Gateway) with SMTP id 0D.70.08802.C7B23E26; Fri, 29 Jul 2022 09:36:12 +0900 (KST) Received: from localhost.localdomain (unknown [10.229.9.51]) by epsmtip2.samsung.com (KnoxPortal) with ESMTPA id 20220729003612epsmtip205607e011a66850793daff714307df30~GJbUNX2wC0066700667epsmtip2O; Fri, 29 Jul 2022 00:36:12 +0000 (GMT) From: Chanho Park To: Sylwester Nawrocki , Tomasz Figa , Chanwoo Choi , Krzysztof Kozlowski , Stephen Boyd , Michael Turquette , Rob Herring , Krzysztof Kozlowski Cc: Sam Protsenko , Alim Akhtar , linux-samsung-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Chanho Park Subject: [PATCH v2 6/6] clk: samsung: exynosautov9: add fsys1 clock support Date: Fri, 29 Jul 2022 09:30:24 +0900 Message-Id: X-Mailer: git-send-email 2.37.1 In-Reply-To: MIME-Version: 1.0 X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFtrNJsWRmVeSWpSXmKPExsWy7bCmuW6N9uMkg8d3LC0ezNvGZnF5v7bF 9S/PWS3mHznHatH34iGzxd7XW9ktNj2+xmrxseceq8WM8/uYLC6ecrVo3XuE3eLwm3ZWi3/X NrJYPO8Diq/a9YfRgd/j/Y1Wdo+ds+6ye2xa1cnmcefaHjaPzUvqPfq2rGL0+LxJLoA9Ktsm IzUxJbVIITUvOT8lMy/dVsk7ON453tTMwFDX0NLCXEkhLzE31VbJxSdA1y0zB+hqJYWyxJxS oFBAYnGxkr6dTVF+aUmqQkZ+cYmtUmpBSk6BeYFecWJucWleul5eaomVoYGBkSlQYUJ2xvPm bvaCM2YVl3o/sDUwTtTvYuTkkBAwkTh5dR1rFyMXh5DADkaJa28OMUE4nxgltr78xQJSJSTw mVHi3D3eLkYOsI7Xj1IganYxSqx9dp0FwvnIKDHj+GQmkAY2AV2JLc9fMYIkRAQeM0kcPtLG BuIwC7QxSUx7tpEVpEpYwFti4dKjLCBjWQRUJW4ezgMJ8wrESyw8u4gZ4j55ies328BsTgFb ia6m7ywQNYISJ2c+AbOZgWqat85mBpkvIbCWQ6J9/UtWiGYXibsH1jFB2MISr45vYYewpSRe 9rdB2cUSS2d9YoJobmCUuLztFxtEwlhi1rN2RpDjmAU0Jdbv0od4X1niyC2ovXwSHYf/skOE eSU62oQgGtUlDmyfzgJhy0p0z/kMdY2HxIEtR9ghgTWBUWLL1jWMExgVZiF5ZxaSd2YhLF7A yLyKUSy1oDg3PbXYqMAEHsPJ+bmbGMGpWMtjB+Pstx/0DjEycTAeYpTgYFYS4U2Ivp8kxJuS WFmVWpQfX1Sak1p8iNEUGNYTmaVEk/OB2SCvJN7QxNLAxMzM0NzI1MBcSZzXK2VDopBAemJJ anZqakFqEUwfEwenVAOT+0bpKXJtRsfl1s59pP2yc6l06/eDj2bvrX78ZdUKpmkFGo0OTgrv Vgee+Pi5Zu7XxS/yCpPYzr/fmx0U+Lf669rbjvqNqRGOP76z9RQa+3pnfLlQVCkR1X/Sm39W i/Telxo2q9df2Xznw0Ql3dKW5BKB6xVXLkZ330tM4Hl3o06z/sUVIS37bwpy/MYz37O6BsVu OsWmoq7S/+ODy3IuU735mysLDr8+kz+leNMM/W8PXFZN61VbtL3osa/99Yd1r5fNn7ZMd1fs Id+tsznnW/KfTI585+j5S8Tc7desnb4HV1g7ydz/PoM35fw27kWCFvG7fltNdGQ1Vbtipygj LzmX6+6dxPk6E093TXkio8RSnJFoqMVcVJwIAARXEtJOBAAA X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFvrGLMWRmVeSWpSXmKPExsWy7bCSvG6N9uMkgzVrpS0ezNvGZnF5v7bF 9S/PWS3mHznHatH34iGzxd7XW9ktNj2+xmrxseceq8WM8/uYLC6ecrVo3XuE3eLwm3ZWi3/X NrJYPO8Diq/a9YfRgd/j/Y1Wdo+ds+6ye2xa1cnmcefaHjaPzUvqPfq2rGL0+LxJLoA9issm JTUnsyy1SN8ugSvjeXM3e8EZs4pLvR/YGhgn6ncxcnBICJhIvH6U0sXIxSEksINRYuLuhcxd jJxAcVmJZ+92sEPYwhL3W46wQhS9Z5Q41byKCSTBJqArseX5K0aQhIjAcyaJKSsOgjnMAl1M EnfaPoG1Cwt4SyxcepQFZB2LgKrEzcN5IGFegXiJhWcXQW2Tl7h+sw3M5hSwlehq+s4CYgsJ 2EhsWbaIDaJeUOLkzCdgcWag+uats5knMArMQpKahSS1gJFpFaNkakFxbnpusWGBUV5quV5x Ym5xaV66XnJ+7iZGcNRoae1g3LPqg94hRiYOxkOMEhzMSiK8CdH3k4R4UxIrq1KL8uOLSnNS iw8xSnOwKInzXug6GS8kkJ5YkpqdmlqQWgSTZeLglGpg4nd/0NDdcqv6P9dGvVkFUZcWLp6X wPW149QPb44dtd//XFqmFy6TKnenjc3t/bqK1VKLV0uZr91Wuft5wrsbd9cLpaxQ41tmvsh2 2pa5QgEb9bdvCjjxNz1bsfHjwVygsutTO8KqU36v//Rn4p/EQwvVdn493L38zuN1gmwzN8Xk L/k84SfbLm7poAp+8fO7cxva7rxlfh6Zrb9N4ObVhf2zS3fwP9fZcW6Kg94xsYO//Df//JXG 6m3AznU9irv4SsznQw57xL45v+jhurXq4tuqV3GV0+qEhPI75Nb9Moj/LbQgQfGGopHSeic/ icraxnPGK3uTbVQ7VzZunvn3tUHy5O9xJrnW2crHG7nYlViKMxINtZiLihMBQs4YTwkDAAA= X-CMS-MailID: 20220729003612epcas2p4cd006dcd814ff49583aa44921fbbed5a X-Msg-Generator: CA X-Sendblock-Type: AUTO_CONFIDENTIAL CMS-TYPE: 102P DLP-Filter: Pass X-CFilter-Loop: Reflected X-CMS-RootMailID: 20220729003612epcas2p4cd006dcd814ff49583aa44921fbbed5a References: Precedence: bulk List-ID: X-Mailing-List: linux-samsung-soc@vger.kernel.org CMU_FSYS1 provides clocks for USB(2 x USB3.1 Gen-1, 2 x USB 2.0) and mmc. For MMC clocks, PLL_MMC(PLL0831X type) is also supported as a PLL source clock provider. Signed-off-by: Chanho Park Acked-by: Krzysztof Kozlowski Acked-by: Chanwoo Choi --- drivers/clk/samsung/clk-exynosautov9.c | 130 +++++++++++++++++++++++++ 1 file changed, 130 insertions(+) diff --git a/drivers/clk/samsung/clk-exynosautov9.c b/drivers/clk/samsung/clk-exynosautov9.c index 527a6837661e..196d8b023907 100644 --- a/drivers/clk/samsung/clk-exynosautov9.c +++ b/drivers/clk/samsung/clk-exynosautov9.c @@ -1307,6 +1307,133 @@ static const struct samsung_cmu_info fsys0_cmu_info __initconst = { .clk_name = "dout_clkcmu_fsys0_bus", }; +/* ---- CMU_FSYS1 ---------------------------------------------------------- */ + +/* Register Offset definitions for CMU_FSYS1 (0x17040000) */ +#define PLL_LOCKTIME_PLL_MMC 0x0000 +#define PLL_CON0_PLL_MMC 0x0100 +#define PLL_CON3_PLL_MMC 0x010c +#define PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER 0x0600 +#define PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER 0x0610 +#define PLL_CON0_MUX_CLKCMU_FSYS1_USBDRD_USER 0x0620 + +#define CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD 0x1000 +#define CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD 0x1800 + +#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK 0x2018 +#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN 0x202c +#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK 0x2028 + +#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_REF_CLK_40 0x204c +#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_REF_CLK_40 0x2058 +#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_REF_CLK_40 0x2064 +#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_REF_CLK_40 0x2070 + +#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK 0x2074 +#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK 0x2078 +#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK 0x207c +#define CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK 0x2080 + +static const unsigned long fsys1_clk_regs[] __initconst = { + PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER, +}; + +static const struct samsung_pll_clock fsys1_pll_clks[] __initconst = { + PLL(pll_0831x, FOUT_MMC_PLL, "fout_mmc_pll", "oscclk", + PLL_LOCKTIME_PLL_MMC, PLL_CON3_PLL_MMC, NULL), +}; + +/* List of parent clocks for Muxes in CMU_FSYS1 */ +PNAME(mout_fsys1_bus_user_p) = { "oscclk", "dout_clkcmu_fsys1_bus" }; +PNAME(mout_fsys1_mmc_pll_p) = { "oscclk", "fout_mmc_pll" }; +PNAME(mout_fsys1_mmc_card_user_p) = { "oscclk", "gout_clkcmu_fsys1_mmc_card" }; +PNAME(mout_fsys1_usbdrd_user_p) = { "oscclk", "dout_clkcmu_fsys1_usbdrd" }; +PNAME(mout_fsys1_mmc_card_p) = { "mout_fsys1_mmc_card_user", + "mout_fsys1_mmc_pll" }; + +static const struct samsung_mux_clock fsys1_mux_clks[] __initconst = { + MUX(CLK_MOUT_FSYS1_BUS_USER, "mout_fsys1_bus_user", + mout_fsys1_bus_user_p, PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER, 4, 1), + MUX(CLK_MOUT_FSYS1_MMC_PLL, "mout_fsys1_mmc_pll", mout_fsys1_mmc_pll_p, + PLL_CON0_PLL_MMC, 4, 1), + MUX(CLK_MOUT_FSYS1_MMC_CARD_USER, "mout_fsys1_mmc_card_user", + mout_fsys1_mmc_card_user_p, PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER, + 4, 1), + MUX(CLK_MOUT_FSYS1_USBDRD_USER, "mout_fsys1_usbdrd_user", + mout_fsys1_usbdrd_user_p, PLL_CON0_MUX_CLKCMU_FSYS1_USBDRD_USER, + 4, 1), + MUX(CLK_MOUT_FSYS1_MMC_CARD, "mout_fsys1_mmc_card", + mout_fsys1_mmc_card_p, CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD, + 0, 1), +}; + +static const struct samsung_div_clock fsys1_div_clks[] __initconst = { + DIV(CLK_DOUT_FSYS1_MMC_CARD, "dout_fsys1_mmc_card", + "mout_fsys1_mmc_card", + CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD, 0, 9), +}; + +static const struct samsung_gate_clock fsys1_gate_clks[] __initconst = { + GATE(CLK_GOUT_FSYS1_PCLK, "gout_fsys1_pclk", "mout_fsys1_bus_user", + CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK, + 21, CLK_IGNORE_UNUSED, 0), + GATE(CLK_GOUT_FSYS1_MMC_CARD_SDCLKIN, "gout_fsys1_mmc_card_sdclkin", + "dout_fsys1_mmc_card", + CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN, + 21, CLK_SET_RATE_PARENT, 0), + GATE(CLK_GOUT_FSYS1_MMC_CARD_ACLK, "gout_fsys1_mmc_card_aclk", + "dout_fsys1_mmc_card", + CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS1_USB20DRD_0_REFCLK, "gout_fsys1_usb20drd_0_refclk", + "mout_fsys1_usbdrd_user", + CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_REF_CLK_40, + 21, 0, 0), + GATE(CLK_GOUT_FSYS1_USB20DRD_1_REFCLK, "gout_fsys1_usb20drd_1_refclk", + "mout_fsys1_usbdrd_user", + CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_REF_CLK_40, + 21, 0, 0), + GATE(CLK_GOUT_FSYS1_USB30DRD_0_REFCLK, "gout_fsys1_usb30drd_0_refclk", + "mout_fsys1_usbdrd_user", + CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_REF_CLK_40, + 21, 0, 0), + GATE(CLK_GOUT_FSYS1_USB30DRD_1_REFCLK, "gout_fsys1_usb30drd_1_refclk", + "mout_fsys1_usbdrd_user", + CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_REF_CLK_40, + 21, 0, 0), + GATE(CLK_GOUT_FSYS1_USB20_0_ACLK, "gout_fsys1_usb20_0_aclk", + "mout_fsys1_usbdrd_user", + CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS1_USB20_1_ACLK, "gout_fsys1_usb20_1_aclk", + "mout_fsys1_usbdrd_user", + CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS1_USB30_0_ACLK, "gout_fsys1_usb30_0_aclk", + "mout_fsys1_usbdrd_user", + CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK, + 21, 0, 0), + GATE(CLK_GOUT_FSYS1_USB30_1_ACLK, "gout_fsys1_usb30_1_aclk", + "mout_fsys1_usbdrd_user", + CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK, + 21, 0, 0), +}; + +static const struct samsung_cmu_info fsys1_cmu_info __initconst = { + .pll_clks = fsys1_pll_clks, + .nr_pll_clks = ARRAY_SIZE(fsys1_pll_clks), + .mux_clks = fsys1_mux_clks, + .nr_mux_clks = ARRAY_SIZE(fsys1_mux_clks), + .div_clks = fsys1_div_clks, + .nr_div_clks = ARRAY_SIZE(fsys1_div_clks), + .gate_clks = fsys1_gate_clks, + .nr_gate_clks = ARRAY_SIZE(fsys1_gate_clks), + .nr_clk_ids = FSYS1_NR_CLK, + .clk_regs = fsys1_clk_regs, + .nr_clk_regs = ARRAY_SIZE(fsys1_clk_regs), + .clk_name = "dout_clkcmu_fsys1_bus", +}; + /* ---- CMU_FSYS2 ---------------------------------------------------------- */ /* Register Offset definitions for CMU_FSYS2 (0x17c00000) */ @@ -1944,6 +2071,9 @@ static const struct of_device_id exynosautov9_cmu_of_match[] = { }, { .compatible = "samsung,exynosautov9-cmu-fsys0", .data = &fsys0_cmu_info, + }, { + .compatible = "samsung,exynosautov9-cmu-fsys1", + .data = &fsys1_cmu_info, }, { .compatible = "samsung,exynosautov9-cmu-fsys2", .data = &fsys2_cmu_info,