From patchwork Thu Jan 17 04:40:06 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 155789 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp1500575jaa; Wed, 16 Jan 2019 20:40:50 -0800 (PST) X-Google-Smtp-Source: ALg8bN6+bzRoWYh9gHwK9O9s6bTPxuUudur9dtzxXZXmAZGxVWwa5VAHBjV/RdO382UYMvF9zA0i X-Received: by 2002:a63:184a:: with SMTP id 10mr11910180pgy.81.1547700050567; Wed, 16 Jan 2019 20:40:50 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1547700050; cv=none; d=google.com; s=arc-20160816; b=DrxEgDDGFzYJHdYaErfWyie+MXyob+RcTZFPhPyw+qzjMM306jxgS7xa6WdjBue8Bz m3HpimI7dN+0B3pKQeA52WOjLrz2BlxpFFvM0tpsHS5asD3m4hctxGQbfsRG4NUHBhBw 5zx7ITo4xbv7NRCekvQz244pg2hoHPnSQz35JnKt9gP2ctnwbLVlCOq8p+zT8gepFeGg u/J/E9JJpm4Puzzy8O8zXV5SdDWK+m7ZaKIhKp+qHwLF9peLARrP2kNLSgNfyNwTJNDJ kXOJffZEjAI+UIjWVleSZEUD2uTUrH63RsHudElUxqKYvJuIkveb9UEM+69TNPp+visB l/5g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=O9bXpLtNT+BCUQn2SVVOAyTOCBVSMfnXKC0pq9Dc3To=; b=b0wzJFur29ar+3HOwqX9oZF9GSi24nGsHnG4mYF3VuW4XruUyrDo5/RRq6emzHWeRW mKuIm862d/bKyVcqSbhigqN+JDOlB6DYzwXhzMrTHj4qAdehto6doaKQP54Z9/rVci1j 0J7dnSaY4en26BKhI0dO6buNv4XWkpzfVklXvs3aJp9qlqZiH/sJgAa/YGdK7bT1pLOj vBnBcb69//71zb1AMRGULQwuHoGsLcK2a25MgUjKcZSO3+sj9ecolZWacCo96q8qNxj8 2tXA77y5mEak5H7gCJHCqhgYEAwfb70knLCvU/Cj6hifnIsWNGpU3O76DVu/ykSO3jRU zYyQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ILT1Vd9l; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t5si582523pgm.79.2019.01.16.20.40.50; Wed, 16 Jan 2019 20:40:50 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ILT1Vd9l; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729114AbfAQEkt (ORCPT + 23 others); Wed, 16 Jan 2019 23:40:49 -0500 Received: from mail-pg1-f194.google.com ([209.85.215.194]:37343 "EHLO mail-pg1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729044AbfAQEks (ORCPT ); Wed, 16 Jan 2019 23:40:48 -0500 Received: by mail-pg1-f194.google.com with SMTP id c25so3857286pgb.4 for ; Wed, 16 Jan 2019 20:40:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=O9bXpLtNT+BCUQn2SVVOAyTOCBVSMfnXKC0pq9Dc3To=; b=ILT1Vd9lVTjPjFCbeBmU60KOldkj10NPIbOEm8awbeWPx78oyzFVsT0obLEE7Dcpmw JbGUA/HEond+46wiq8KQbSzxl5JaSE8pei7a0ZJ3oYlUTq3YCtBLeJerzzCgVhbuBSKu U9MlNWBMqkuMCsN3ZIcNpX0AihLwK7qaoWWU8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=O9bXpLtNT+BCUQn2SVVOAyTOCBVSMfnXKC0pq9Dc3To=; b=e56ZqinSpLq2VmmSpVmsQFiI26b3NeMDQmkO9ZX9siWI9LAf5zERoifZUwUvvGb6A3 8fLypb2OA884NvGsm8+7zS/Y/20CFuVlWfc+kiS4ugrQUi0xDR7xIwYEo5kjn4zUQSr6 ItNheZyd5/lVHWgjM6yWs+hRzZnBZNV59pRxg78nA0WnR+DSR5exNKqTPc2J7bptay6o 1HGlP4oPk4tuft6ecnjwR8ZnY5hPS3d2NYFgv9VMpWAu9aL4xPfdCICXQu2OguhHPKND 8/y0Q30zkt5gEArh/OkFo4P+Tz+Ku1GVzdkKzI7zL0SwsJaaCKYwk5rd+StouAoo2iZV Qz9w== X-Gm-Message-State: AJcUukd67jhNXGxarLNv/+/SPUDNQj6wOeMBlbosFqWKmdvYHu2K36Op xN6E7VLq1fGFRv14UepxXGtN5w== X-Received: by 2002:a62:4b4d:: with SMTP id y74mr13310399pfa.186.1547700047764; Wed, 16 Jan 2019 20:40:47 -0800 (PST) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id b5sm630667pfc.150.2019.01.16.20.40.46 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 16 Jan 2019 20:40:47 -0800 (PST) From: Bjorn Andersson To: Andy Gross , David Brown , Rob Herring , Mark Rutland Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Balakrishna Godavarthi , Matthias Kaehlcke Subject: [PATCH] arm64: dts: qcom: sdm845-mtp: Add WCN3990 BT node Date: Wed, 16 Jan 2019 20:40:06 -0800 Message-Id: <20190117044006.12463-1-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.18.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The SDM845 MTP has a WCN3990 Bluetooth chip on UART6, enable this. Signed-off-by: Bjorn Andersson --- arch/arm64/boot/dts/qcom/sdm845-mtp.dts | 44 +++++++++++++++++++++++++ 1 file changed, 44 insertions(+) -- 2.18.0 diff --git a/arch/arm64/boot/dts/qcom/sdm845-mtp.dts b/arch/arm64/boot/dts/qcom/sdm845-mtp.dts index af8c6a2445a2..f65d5a674103 100644 --- a/arch/arm64/boot/dts/qcom/sdm845-mtp.dts +++ b/arch/arm64/boot/dts/qcom/sdm845-mtp.dts @@ -17,6 +17,7 @@ aliases { serial0 = &uart9; + hsuart0 = &uart6; }; chosen { @@ -357,6 +358,10 @@ clock-frequency = <400000>; }; +&qupv3_id_0 { + status = "okay"; +}; + &qupv3_id_1 { status = "okay"; }; @@ -373,6 +378,20 @@ cd-gpios = <&tlmm 126 GPIO_ACTIVE_LOW>; }; +&uart6 { + status = "okay"; + + bluetooth { + compatible = "qcom,wcn3990-bt"; + + vddio-supply = <&vreg_s4a_1p8>; + vddxo-supply = <&vreg_l7a_1p8>; + vddrf-supply = <&vreg_l17a_1p3>; + vddch0-supply = <&vreg_l25a_3p3>; + max-speed = <3200000>; + }; +}; + &uart9 { status = "okay"; }; @@ -470,6 +489,31 @@ }; }; +&qup_uart6_default { + pinmux { + pins = "gpio45", "gpio46", "gpio47", "gpio48"; + function = "qup6"; + }; + + ctsrx { + pins = "gpio45", "gpio48"; + drive-strength = <2>; + bias-no-pull; + }; + + rts { + pins = "gpio46"; + drive-strength = <2>; + bias-pull-down; + }; + + tx { + pins = "gpio47"; + drive-strength = <2>; + bias-pull-up; + }; +}; + &qup_uart9_default { pinconf-tx { pins = "gpio4";