From patchwork Wed May 18 19:44:23 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tanmay Shah X-Patchwork-Id: 573984 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id ECC10C433EF for ; Wed, 18 May 2022 19:46:31 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242085AbiERTqb (ORCPT ); Wed, 18 May 2022 15:46:31 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34936 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242089AbiERTqa (ORCPT ); Wed, 18 May 2022 15:46:30 -0400 Received: from NAM10-MW2-obe.outbound.protection.outlook.com (mail-mw2nam10on2058.outbound.protection.outlook.com [40.107.94.58]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1037D14641E; Wed, 18 May 2022 12:46:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=cZxkAP6KgmTFIJ7T5c/Sqy6Q0q/NwUwLNWz8mR6sVFjoSDRuYCIiBcqfW90Os8t91GDdoZd2Q1P8vWdCDNiDktgaSihEoWATaz6gFC1ELakyHxntnz4Dv94uPAfV4BJ1EPnsRnY8AY2LCJL5QpQLqM2vlQz1mIVVAv30U6rHA8Vf2JyZQkAjP6igkEOQye2rPnozzTMKLGyTngjdw262WFB41Fdc3eQtNuxCNMbeNxuMdlrFmQYsrU6BhwL50R9nEbo9DgOeVf+jCgMv3oQs9vsSJaadRAGSpGObbXmPzQu9hYRqB1t/s71ZoqQ0KrDWnPeyHjmdzzZp98cw/heGvw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=+8zbTknJ6woksPBk8bnMf4nmS0yIjrmH8ALAnjCEUZg=; b=RhJ6Cnf4AfPaARiM3I7beORJgCS4BPfHlxLKk8AR+y9AgjLymBkWKhE4w8mLuy4H168fhxWN37JY1UiPXNjNacZieX6NniLigaynnFBVQVQZK4Jcnk+AoBsrQmCMyJI0fYYg2FWsIZOLDbvL+64f7idOoJT78K55GZu+njgqp/7AE0B603JwZBoEHT5oc+vdUaWMc3J2rppOHoZmc4tgF1PZZ5w7yJV3qLpKtSdR72M8umhDqdvixdL547ge+pBROKGlqv50gnpDqXoaReaBT0G7appHNSe/1SKtktvKRm09SNonI1EPzXaBK8BM2jo3iivFwR+ffTPmao4eFlUDLA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 149.199.62.198) smtp.rcpttodomain=linaro.org smtp.mailfrom=xilinx.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=xilinx.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector2-xilinx-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=+8zbTknJ6woksPBk8bnMf4nmS0yIjrmH8ALAnjCEUZg=; b=OEd3GgBNNbq+DjPV6rJmOOJpsexRgu+nKGRL4k7wn5onoBt+JaIX/UsjOHkxa5WPEVjx35A90nkrVQRdK3ttBZU6UlOEbT3Bganmu9jdpyeep5vwA8c6sTlG7qay1KbBX8BLEhuE7RKa+Q/28/xn3sbJWWYRdyclq+rm/0hm5HQ= Received: from DS7PR06CA0046.namprd06.prod.outlook.com (2603:10b6:8:54::13) by MN2PR02MB6000.namprd02.prod.outlook.com (2603:10b6:208:112::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5250.14; Wed, 18 May 2022 19:46:25 +0000 Received: from DM3NAM02FT035.eop-nam02.prod.protection.outlook.com (2603:10b6:8:54:cafe::94) by DS7PR06CA0046.outlook.office365.com (2603:10b6:8:54::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5273.13 via Frontend Transport; Wed, 18 May 2022 19:46:24 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 149.199.62.198) smtp.mailfrom=xilinx.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.62.198 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.62.198; helo=xsj-pvapexch01.xlnx.xilinx.com; pr=C Received: from xsj-pvapexch01.xlnx.xilinx.com (149.199.62.198) by DM3NAM02FT035.mail.protection.outlook.com (10.13.4.78) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.5273.14 via Frontend Transport; Wed, 18 May 2022 19:46:24 +0000 Received: from xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) by xsj-pvapexch01.xlnx.xilinx.com (172.19.86.40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.14; Wed, 18 May 2022 12:46:23 -0700 Received: from smtp.xilinx.com (172.19.127.95) by xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) with Microsoft SMTP Server id 15.1.2176.14 via Frontend Transport; Wed, 18 May 2022 12:46:23 -0700 Envelope-to: bjorn.andersson@linaro.org, mathieu.poirier@linaro.org, robh+dt@kernel.org, krzk+dt@kernel.org, linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Received: from [172.19.3.14] (port=40706 helo=xsjtanmays50.xilinx.com) by smtp.xilinx.com with esmtp (Exim 4.90) (envelope-from ) id 1nrPcl-0004Ew-67; Wed, 18 May 2022 12:46:23 -0700 From: Tanmay Shah To: , , , , CC: , , , , Tanmay Shah Subject: [PATCH v5 1/6] dt-bindings: remoteproc: Add Xilinx RPU subsystem bindings Date: Wed, 18 May 2022 12:44:23 -0700 Message-ID: <20220518194426.3784095-2-tanmay.shah@xilinx.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220518194426.3784095-1-tanmay.shah@xilinx.com> References: <20220518194426.3784095-1-tanmay.shah@xilinx.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 41cfe5bb-b343-4f56-dda5-08da39071788 X-MS-TrafficTypeDiagnostic: MN2PR02MB6000:EE_ X-Microsoft-Antispam-PRVS: X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: qi6QEltabuLRdzR1eWhTGCVxmP51jsHfEJUUUB1kb2oUQEHEFYDuPUaz4pZFWp19OQai1RPo2zP2G3K5XyaWtrz8trVYq0+PsKSo6182k4P6ptW7melChTW9UVCA+58w6SoegAx1NhBCXD+MXBE9SHz2/ljd7elWn8bjk8gVY2me8v83ouZiFzOI77IOBAQFa6x12iUKLHJR25tT37jCdF42McVFJB0h2OhVUMECXpBLgpfd5Mt/EKTjkYJSGicKZipxo1gyD29e3azevyDAmeHpNTKEfUkuNJxTZcyDpwDlEHTvE68QRtS/+BGoSSiHEDart9bGOsI1mAlUDZlGitUPai0aZUj4zdAMNB+w75d+yvrMJOf0eZbzIsXlFKVcmoF5n6PWdo0IC9i+IK6a7fWdoKowwBHvVX8w79NYy7qX7MJdHMMjqNn3qC2q4sbKO5HHroHyuQno4Nm94YWQUdac/dbZrI0BsCjfV2jmCespjg60sB+v2mZDsBWKaHsFSYvaZHw6JkvxA/gztCB/cPmQ1MVMF5giUqN6KB4X7Mt3T3dXMpKMco4zXb3VJOQXvfM/GLjaUcyqWIZwGWttlVnDRqlXP9qLAe+nTCQ1D/c6De4uOL31ImAfvQ2Rhyf9dUH1l4hvZO055mq+DTshza6uQq5qrKkkpVRQVAelurTrZw54ZyC7yUaCvvF3yfmAM8kCtJaOW4nketO09qcCKIroca0vgzKWVOul1szEyAMEL+1WkHrduIuLpV1slBKXCKhGrgMAKukgvHds5qLVtsJpvq16FBqBo4O9c1EJnLaEyeakgo/AyCQtqmJOyP/YsWcUxYJPTkxvxEPCG0BmPQ== X-Forefront-Antispam-Report: CIP:149.199.62.198; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:xsj-pvapexch01.xlnx.xilinx.com; PTR:unknown-62-198.xilinx.com; CAT:NONE; SFS:(13230001)(4636009)(46966006)(40470700004)(36840700001)(40460700003)(36860700001)(186003)(54906003)(107886003)(2616005)(110136005)(82310400005)(316002)(356005)(26005)(70206006)(336012)(8936002)(9786002)(7636003)(70586007)(1076003)(44832011)(966005)(47076005)(36756003)(426003)(5660300002)(8676002)(2906002)(4326008)(7696005)(508600001)(6636002)(83380400001)(102446001); DIR:OUT; SFP:1101; X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 May 2022 19:46:24.7808 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 41cfe5bb-b343-4f56-dda5-08da39071788 X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c; Ip=[149.199.62.198]; Helo=[xsj-pvapexch01.xlnx.xilinx.com] X-MS-Exchange-CrossTenant-AuthSource: DM3NAM02FT035.eop-nam02.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: MN2PR02MB6000 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Xilinx ZynqMP platform has dual-core ARM Cortex R5 Realtime Processing Unit(RPU) subsystem. This patch adds dt-bindings for RPU subsystem (cluster). Signed-off-by: Tanmay Shah --- Changes in v5: - Add constraints of the possible values of xlnx,cluster-mode property - fix description of power-domains property for r5 core - Remove reg, address-cells and size-cells properties as it is not required - Fix description of mboxes property - Add description of each memory-region and remove old .txt binding link reference in the description Changes in v4: - Add memory-region, mboxes and mbox-names properties in example Changes in v3: - None .../bindings/remoteproc/xlnx,r5f-rproc.yaml | 128 ++++++++++++++++++ include/dt-bindings/power/xlnx-zynqmp-power.h | 6 + 2 files changed, 134 insertions(+) create mode 100644 Documentation/devicetree/bindings/remoteproc/xlnx,r5f-rproc.yaml diff --git a/Documentation/devicetree/bindings/remoteproc/xlnx,r5f-rproc.yaml b/Documentation/devicetree/bindings/remoteproc/xlnx,r5f-rproc.yaml new file mode 100644 index 000000000000..f1c58ade1dd7 --- /dev/null +++ b/Documentation/devicetree/bindings/remoteproc/xlnx,r5f-rproc.yaml @@ -0,0 +1,128 @@ +# SPDX-License-Identifier: (GPL-2.0-only or BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/remoteproc/xlnx,r5f-rproc.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Xilinx R5F processor subsystem + +maintainers: + - Ben Levinsky + - Tanmay Shah + +description: | + The Xilinx platforms include a pair of Cortex-R5F processors (RPU) for + real-time processing based on the Cortex-R5F processor core from ARM. + The Cortex-R5F processor implements the Arm v7-R architecture and includes a + floating-point unit that implements the Arm VFPv3 instruction set. + +properties: + compatible: + const: xlnx,zynqmp-r5fss + + xlnx,cluster-mode: + $ref: /schemas/types.yaml#/definitions/uint32 + enum: [0, 1, 2] + description: | + The RPU MPCore can operate in split mode(Dual-processor performance), Safety + lock-step mode(Both RPU cores execute the same code in lock-step, + clock-for-clock) or Single CPU mode (RPU core 0 can be held in reset while + core 1 runs normally). The processor does not support dynamic configuration. + Switching between modes is only permitted immediately after a processor reset. + If set to 1 then lockstep mode and if 0 then split mode. + If set to 2 then single CPU mode. When not defined, default will be lockstep mode. + +patternProperties: + "^r5f-[a-f0-9]+$": + type: object + description: | + The RPU is located in the Low Power Domain of the Processor Subsystem. + Each processor includes separate L1 instruction and data caches and + tightly coupled memories (TCM). System memory is cacheable, but the TCM + memory space is non-cacheable. + + Each RPU contains one 64KB memory and two 32KB memories that + are accessed via the TCM A and B port interfaces, for a total of 128KB + per processor. In lock-step mode, the processor has access to 256KB of + TCM memory. + + properties: + compatible: + const: xlnx,zynqmp-r5f + + power-domains: + description: RPU core PM domain specifier + maxItems: 1 + + mboxes: + items: + - description: mailbox channel to send data to RPU + - description: mailbox channel to receive data from RPU + minItems: 1 + + mbox-names: + items: + - const: tx + - const: rx + minItems: 1 + + sram: + $ref: /schemas/types.yaml#/definitions/phandle-array + minItems: 1 + description: | + phandles to one or more reserved on-chip SRAM regions. Other than TCM, + the RPU can execute instructions and access data from, the OCM memory, + the main DDR memory, and other system memories. + + The regions should be defined as child nodes of the respective SRAM + node, and should be defined as per the generic bindings in, + Documentation/devicetree/bindings/sram/sram.yaml + + memory-region: + description: | + List of phandles to the reserved memory regions associated with the + remoteproc device. This is variable and describes the memories shared with + the remote processor (e.g. remoteproc firmware and carveouts, rpmsg + vrings, ...). This reserved memory region will be allocated on DDR memory. + minItems: 1 + items: + - description: region used for RPU firmware image section + - description: vdev buffer + - description: vring0 + - description: vring1 + additionalItems: true + + required: + - compatible + - power-domains + + unevaluatedProperties: false + +required: + - compatible + +additionalProperties: false + +examples: + - | + r5fss: r5fss { + compatible = "xlnx,zynqmp-r5fss"; + xlnx,cluster-mode = <1>; + + r5f-0 { + compatible = "xlnx,zynqmp-r5f"; + power-domains = <&zynqmp_firmware 0x7>; + memory-region = <&rproc_0_fw_image>, <&rpu0vdev0buffer>, <&rpu0vdev0vring0>, <&rpu0vdev0vring1>; + mboxes = <&ipi_mailbox_rpu0 0>, <&ipi_mailbox_rpu0 1>; + mbox-names = "tx", "rx"; + }; + + r5f-1 { + compatible = "xlnx,zynqmp-r5f"; + power-domains = <&zynqmp_firmware 0x8>; + memory-region = <&rproc_1_fw_image>, <&rpu1vdev0buffer>, <&rpu1vdev0vring0>, <&rpu1vdev0vring1>; + mboxes = <&ipi_mailbox_rpu1 0>, <&ipi_mailbox_rpu1 1>; + mbox-names = "tx", "rx"; + }; + }; +... diff --git a/include/dt-bindings/power/xlnx-zynqmp-power.h b/include/dt-bindings/power/xlnx-zynqmp-power.h index 0d9a412fd5e0..618024cbb20d 100644 --- a/include/dt-bindings/power/xlnx-zynqmp-power.h +++ b/include/dt-bindings/power/xlnx-zynqmp-power.h @@ -6,6 +6,12 @@ #ifndef _DT_BINDINGS_ZYNQMP_POWER_H #define _DT_BINDINGS_ZYNQMP_POWER_H +#define PD_RPU_0 7 +#define PD_RPU_1 8 +#define PD_R5_0_ATCM 15 +#define PD_R5_0_BTCM 16 +#define PD_R5_1_ATCM 17 +#define PD_R5_1_BTCM 18 #define PD_USB_0 22 #define PD_USB_1 23 #define PD_TTC_0 24 From patchwork Wed May 18 19:44:25 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tanmay Shah X-Patchwork-Id: 573983 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 6ACA0C4167D for ; Wed, 18 May 2022 19:47:00 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242144AbiERTq7 (ORCPT ); Wed, 18 May 2022 15:46:59 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37276 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242142AbiERTq4 (ORCPT ); Wed, 18 May 2022 15:46:56 -0400 Received: from NAM04-DM6-obe.outbound.protection.outlook.com (mail-dm6nam08on2046.outbound.protection.outlook.com [40.107.102.46]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A63101A4920; Wed, 18 May 2022 12:46:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=MLiqE/rUawwJTZiQXIYN8AZZYwl8AyacIk66/4XZ1bDkM0jzZniVFUmowk34F4bmSh6Sg8NxFgqHp+ttxUjKP8yjqDzVJjCXT1TYRVpLpdoiB7OuGxM6fQgg4su4j833Hr5Nlx1ztPOsOOKaffLDjldhZUqiEgzD21hTQmdwf3i/0nhzWgpw5CHRS/jpJ5TgYXCdN7H7Na+VzNsarSTex+dgjjHSO/W/eECogHVnJj1iQyep3vHtSI/jZXjCSr5xua3MZGNnxBtjnSH4gIifu208+yRnNrU2vHGxk/fD3bjo1rbIU4fCYPSWBBBK0Usn060eCRih3rC5UVPXXVejyw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=FyDObr9g57eqjRib21RhnfA6P+RU0j7RZYizyJyiPZg=; b=Emo9eTYv04DfO7CMgcjnx+LDPJoi9rJO7aw/oYJBtVawPX2yb9MezRZyUA2N4l9QX+Tmzg8HYCscn2mbSZP3E4m/gdeaPLJl4c2zZgtUxm1RDYUCsBA4dRRUlPONLNcO0lFuwf8FapbGfLYAmkePCnqhtBV4fUVSP5OiZZOH5DBNHKNmto1wtuh8flBYP3Sp3CkZvwD4ZvWOwCn97byPxERqzp8vZwV4ylsN79s1b43IJBDAqd7zUEQyEJYD9d0mj7KpxKcz58pDaCG0nWs1Tvmy8JrLHaPilbxGim1GPqY2jF3s+0ITzQgtbC2ur40AQ0hOD2TE9owUHvLOZ3PA0A== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 149.199.62.198) smtp.rcpttodomain=linaro.org smtp.mailfrom=xilinx.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=xilinx.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector2-xilinx-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=FyDObr9g57eqjRib21RhnfA6P+RU0j7RZYizyJyiPZg=; b=AoD9DS6IT5KuKmfT8GJFH9qR9FlLh8obLhpa33yRRsAuO2qfLvP/TpQdryXEZNU8KsmoJJyNbME4xp61ldGT9F6JIsmCgHNTuEQLYBd+FqIX3R8RpyUFhjFMfyCLIo88mOeBtbrGGnOw5XgBxqUt57sA3QqNvrcjQe0mHG3WE90= Received: from DM6PR04CA0018.namprd04.prod.outlook.com (2603:10b6:5:334::23) by SN1PR02MB3806.namprd02.prod.outlook.com (2603:10b6:802:27::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5250.18; Wed, 18 May 2022 19:46:52 +0000 Received: from DM3NAM02FT042.eop-nam02.prod.protection.outlook.com (2603:10b6:5:334:cafe::99) by DM6PR04CA0018.outlook.office365.com (2603:10b6:5:334::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5250.18 via Frontend Transport; Wed, 18 May 2022 19:46:52 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 149.199.62.198) smtp.mailfrom=xilinx.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.62.198 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.62.198; helo=xsj-pvapexch01.xlnx.xilinx.com; pr=C Received: from xsj-pvapexch01.xlnx.xilinx.com (149.199.62.198) by DM3NAM02FT042.mail.protection.outlook.com (10.13.4.213) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.5273.14 via Frontend Transport; Wed, 18 May 2022 19:46:52 +0000 Received: from xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) by xsj-pvapexch01.xlnx.xilinx.com (172.19.86.40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.14; Wed, 18 May 2022 12:46:46 -0700 Received: from smtp.xilinx.com (172.19.127.95) by xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) with Microsoft SMTP Server id 15.1.2176.14 via Frontend Transport; Wed, 18 May 2022 12:46:46 -0700 Envelope-to: bjorn.andersson@linaro.org, mathieu.poirier@linaro.org, robh+dt@kernel.org, krzk+dt@kernel.org, linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Received: from [172.19.3.14] (port=40706 helo=xsjtanmays50.xilinx.com) by smtp.xilinx.com with esmtp (Exim 4.90) (envelope-from ) id 1nrPd8-0004Ew-QJ; Wed, 18 May 2022 12:46:46 -0700 From: Tanmay Shah To: , , , , CC: , , , , Tanmay Shah Subject: [PATCH v5 2/6] arm64: dts: xilinx: zynqmp: Add RPU subsystem device node Date: Wed, 18 May 2022 12:44:25 -0700 Message-ID: <20220518194426.3784095-3-tanmay.shah@xilinx.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220518194426.3784095-1-tanmay.shah@xilinx.com> References: <20220518194426.3784095-1-tanmay.shah@xilinx.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 1f0e9293-6016-44d2-93ab-08da3907282b X-MS-TrafficTypeDiagnostic: SN1PR02MB3806:EE_ X-Microsoft-Antispam-PRVS: X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: Se+xrPEW5VvjhY7bF3kv1eUvtBxs+72L9yGKtrrvDxSufL7/va4gTnU6aMvFC9pVbsNqvKmvCxiE3+tHVOHLjeJAYps9Z0+3Aua/xdefY+2ml2Fy4i4vAefQt56JFQWn70KkS2C6d8Wpj3/jLV3Tgbdt0LLYl6C0dgUWkJmeUjV/WYdQ2Nw3sNtegigYrlpf8amovY//31SxRL1l3jpkIBUAPhjklKVD5pOD3wOs5pYoFP0j8mZ9zEDTGy6v1ze2V8o76hDnfYDtsB4/yndKfhfo9KqnTE6KoGuMPgtXXNlCzjnLH4jU48hKeoV1AOLA6ujH/bPShT0AXO3DeO+OlYFGoSx5sz7QLYGRuAdPDXu0fLilb7KEbFkGNHBcm4FZ5ptt/+DzGFdq68v5K4hSG9nXBGzt4qPRI89J+5+E7pAGV2zs08fVDhsT3ssUb0fEZhtQd/ficuCJ/c4UP3/LAxsM3yEmJvT5Xz98sChiQbsPVX+WOYOVwGL9o05O9WWzPvDJ8gf5ZU4tJ+6U9EYW/WqNtoVOg02q91N+u/ENmGTjgCinhC+xPlHwmgefJ0+rbFkQ3S/nQyhB/wVwNfxIMWZVLtc1axiKSPKIAl+oXCl1N88YiNy8XdYmxRYNpMb+yG+qBRUWU/me4JH90acvNsoAeM8JrFWwY4NIgtrd6ShOPQD6DqYvFv2B0N4mH8vSJ+qTieBG5Cf2U9PutepKYg== X-Forefront-Antispam-Report: CIP:149.199.62.198; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:xsj-pvapexch01.xlnx.xilinx.com; PTR:unknown-62-198.xilinx.com; CAT:NONE; SFS:(13230001)(4636009)(46966006)(36840700001)(40470700004)(36860700001)(47076005)(316002)(83380400001)(336012)(54906003)(107886003)(426003)(6636002)(82310400005)(1076003)(356005)(2616005)(7696005)(2906002)(36756003)(26005)(40460700003)(110136005)(8936002)(4326008)(70206006)(70586007)(5660300002)(8676002)(186003)(6666004)(44832011)(508600001)(9786002)(7636003)(102446001); DIR:OUT; SFP:1101; X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 May 2022 19:46:52.6907 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 1f0e9293-6016-44d2-93ab-08da3907282b X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c; Ip=[149.199.62.198]; Helo=[xsj-pvapexch01.xlnx.xilinx.com] X-MS-Exchange-CrossTenant-AuthSource: DM3NAM02FT042.eop-nam02.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN1PR02MB3806 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org RPU subsystem can be configured in cluster-mode or split mode. Also each r5 core has separate power domains. Signed-off-by: Tanmay Shah --- Changes in v5: - Remove optional reg property from r5fss node - Move r5fss node out of axi node Changes in v4: - Add reserved memory region node and use it in RPU subsystem node Changes in v3: - Fix checkpatch.pl style warning arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 33 ++++++++++++++++++++++++++ 1 file changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi index c715a18368c2..e8315a4f7f61 100644 --- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi +++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi @@ -100,6 +100,22 @@ opp03 { }; }; + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + + rproc_0_fw_image: memory@3ed00000 { + no-map; + reg = <0x0 0x3ed00000 0x0 0x40000>; + }; + + rproc_1_fw_image: memory@3ef00000 { + no-map; + reg = <0x0 0x3ef00000 0x0 0x40000>; + }; + }; + zynqmp_ipi: zynqmp_ipi { compatible = "xlnx,zynqmp-ipi-mailbox"; interrupt-parent = <&gic>; @@ -203,6 +219,23 @@ fpga_full: fpga-full { ranges; }; + r5fss: r5fss { + compatible = "xlnx,zynqmp-r5fss"; + xlnx,cluster-mode = <1>; + + r5f_core0: r5f-0 { + compatible = "xlnx,zynqmp-r5f"; + power-domains = <&zynqmp_firmware PD_RPU_0>; + memory-region = <&rproc_0_fw_image>; + }; + + r5f_core1: r5f-1 { + compatible = "xlnx,zynqmp-r5f"; + power-domains = <&zynqmp_firmware PD_RPU_1>; + memory-region = <&rproc_1_fw_image>; + }; + }; + amba: axi { compatible = "simple-bus"; #address-cells = <2>; From patchwork Wed May 18 19:44:28 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tanmay Shah X-Patchwork-Id: 573982 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1E357C433FE for ; Wed, 18 May 2022 19:47:05 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242171AbiERTrD (ORCPT ); Wed, 18 May 2022 15:47:03 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37800 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242165AbiERTrC (ORCPT ); Wed, 18 May 2022 15:47:02 -0400 Received: from NAM02-BN1-obe.outbound.protection.outlook.com (mail-bn1nam07on2049.outbound.protection.outlook.com [40.107.212.49]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 091991BDAC9; Wed, 18 May 2022 12:47:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=mey6CI1sGUW27IwpyNwfaTT3mnqjBkVJOlkM2rP7JyvsmI8FFMxSJuWZvstOKCNYlxFptDTMzFhL3XILepzdfklt9rtMJpNxLVzxOciy1afUz8vR/F112O0fPXhcJLbIbXS4UunpnfJvtLvdsRl2YCJtJ99UevLgurHR5eJrdqYJFqPeN0kNHvdNYxIPylFrY9cEMNEMT0IWYA1wcN9wAe0DXUJ6342C6O5EJHXRkrf1wQzJCVx0IaNDri2xHFjdb47xwJUTQXwGXsZ7bqPsr01fg8NmYAyVd8WWW7oI2h5QVRoz934BYblmM/7Jm0zFpBNg38xSeM4aAagfPYud5Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=0CPe6sE+1Vvm8B2eUAxfvYVLArDFGX4SVTdTXREt99Q=; b=AL9UCE4MFGEv1bgQDJDpXrcaj0lOhMHGRTgThkI+vTvoqHP/8Fx/6c5vKgZA5y+52tjSUTjcq+aZDB+sPIipMcHkK4OKSJ4RhdwDkr+egGN1ohWpqBVviMLEypIK8X13uvh66LgHPrRBFsppOVLa/VL8PR0NwE/vNVNfB+MypXPHd331mQ3QuuoFhvniFg7FCf3tHgSx+Ge4DKgFvnN66eJFvsNwZEK/x7p+jRrs0goUM93mS6/Nq6zk71DgglwgjjAq2j3bkWjbQhTcaeq2xpt1EeN8H23mbUOTkVDMzdFD5NOoEJrvP7oIyw3XTyjm9xfsT61QZ3v1z5WxCjIs4Q== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 149.199.62.198) smtp.rcpttodomain=linaro.org smtp.mailfrom=xilinx.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=xilinx.com; dkim=none (message not signed); arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector2-xilinx-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=0CPe6sE+1Vvm8B2eUAxfvYVLArDFGX4SVTdTXREt99Q=; b=jZcobKq7+98+AzVa6n7E8JzgXmt6YKEXnIqlT+KLtfunKQ2Lul6aM5vf+tAay8RJ4dPe2Yecdl4qzQ7NkkgBBVBbj5f+VEkbRRO6AOCdRzVJhdhy8RDAxrzT/C+TTrTvKe8ZX4pXxCvOpALPfT+7gBgo0oSc0V1uUu4JnOarsJY= Received: from DM6PR08CA0013.namprd08.prod.outlook.com (2603:10b6:5:80::26) by BL0PR02MB4564.namprd02.prod.outlook.com (2603:10b6:208:4d::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5250.18; Wed, 18 May 2022 19:46:57 +0000 Received: from DM3NAM02FT032.eop-nam02.prod.protection.outlook.com (2603:10b6:5:80:cafe::c5) by DM6PR08CA0013.outlook.office365.com (2603:10b6:5:80::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5250.18 via Frontend Transport; Wed, 18 May 2022 19:46:57 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 149.199.62.198) smtp.mailfrom=xilinx.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=xilinx.com; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.62.198 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.62.198; helo=xsj-pvapexch02.xlnx.xilinx.com; pr=C Received: from xsj-pvapexch02.xlnx.xilinx.com (149.199.62.198) by DM3NAM02FT032.mail.protection.outlook.com (10.13.5.65) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.5273.14 via Frontend Transport; Wed, 18 May 2022 19:46:57 +0000 Received: from xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) by xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2176.14; Wed, 18 May 2022 12:46:48 -0700 Received: from smtp.xilinx.com (172.19.127.95) by xsj-pvapexch02.xlnx.xilinx.com (172.19.86.41) with Microsoft SMTP Server id 15.1.2176.14 via Frontend Transport; Wed, 18 May 2022 12:46:48 -0700 Envelope-to: bjorn.andersson@linaro.org, mathieu.poirier@linaro.org, robh+dt@kernel.org, krzk+dt@kernel.org, linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Received: from [172.19.3.14] (port=40706 helo=xsjtanmays50.xilinx.com) by smtp.xilinx.com with esmtp (Exim 4.90) (envelope-from ) id 1nrPdA-0004Ew-5L; Wed, 18 May 2022 12:46:48 -0700 From: Tanmay Shah To: , , , , CC: , , , , Ben Levinsky , Tanmay Shah Subject: [PATCH v5 5/6] firmware: xilinx: Add RPU configuration APIs Date: Wed, 18 May 2022 12:44:28 -0700 Message-ID: <20220518194426.3784095-6-tanmay.shah@xilinx.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220518194426.3784095-1-tanmay.shah@xilinx.com> References: <20220518194426.3784095-1-tanmay.shah@xilinx.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: b3e9a535-c632-4158-715f-08da39072abd X-MS-TrafficTypeDiagnostic: BL0PR02MB4564:EE_ X-Microsoft-Antispam-PRVS: X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: myRK5FWcxpYdVEnKSFNuH5zDPgI9KIMj+6YAIRQ9xkE1gM5xUZBsLYM9Jccria3DagkpywacFjYDFeFuF2GOLJ9uTsqTRvEkL/l1W3Ni6fFcHbwEtbnRj9JC7K5gZ6Aug9GfcwKTK8fD8M+fz10R3awVSgEJNx7FFjhHwYnZOsm3YlrPNfU1/PnBAyspl5fwoIsFCTVVPGSSTuM8SMXHqs97Kst5kDPjts4d9ishHCsUaU0BTKp7dW+rMrb0l5ku2W3uu/yGUAA2r+tS7c8dDT1cyACdFxrHJ3j01hZ1WJ2ufKMGje7kj84zXo2Gqsx87GNv/u7iBg55N/F0+FaKSWZ4wvFRo8mRVJ/xF71RTJF40LQckE8myyZUD/P/DCHGMJ4VFyXprgahvrfG34IDHsCUyGS6NeVJLVYGMs7LtG05/hbxR9ntxIdAme3O33iGLfVI2dHhLnMSwNMeE+B8cOfi739tOmBfsRBb+X2Vqas20nCNoeymzBPLNNkoaeX7gWngqGFTa+uEirTVB67HD5J8dDGX327ko2+6NDZ2NWHJv2RqGI6aM4RaaWb2vEHhTKWkyMo+afCcQX1zMnoavlURmBX1Y9yXtqMr6Yr56HZtxcBPeYdmxpdoDKekcwxlnIlQUibuAGik+D+yjGJ4+byzr/TU1pKe95ScjrT7tyfZr8rJgbZiVAkgNIkSXe+Ug2CnUFt2MaixgBkUdfXp4w== X-Forefront-Antispam-Report: CIP:149.199.62.198; CTRY:US; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:xsj-pvapexch02.xlnx.xilinx.com; PTR:unknown-62-198.xilinx.com; CAT:NONE; SFS:(13230001)(4636009)(36840700001)(46966006)(40470700004)(36860700001)(44832011)(1076003)(36756003)(107886003)(70586007)(316002)(110136005)(6636002)(5660300002)(70206006)(8676002)(54906003)(7696005)(82310400005)(186003)(4326008)(26005)(47076005)(426003)(508600001)(6666004)(7636003)(9786002)(8936002)(40460700003)(2616005)(83380400001)(336012)(2906002)(356005)(102446001); DIR:OUT; SFP:1101; X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 May 2022 19:46:57.0178 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: b3e9a535-c632-4158-715f-08da39072abd X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c; Ip=[149.199.62.198]; Helo=[xsj-pvapexch02.xlnx.xilinx.com] X-MS-Exchange-CrossTenant-AuthSource: DM3NAM02FT032.eop-nam02.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL0PR02MB4564 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Ben Levinsky This patch adds APIs to access to configure RPU and its processor-specific memory. That is query the run-time mode of RPU as either split or lockstep as well as API to set this mode. In addition add APIs to access configuration of the RPUs' tightly coupled memory (TCM). Signed-off-by: Ben Levinsky Signed-off-by: Tanmay Shah --- Changes in v5: - None Changes in v4: - None Changes in v3: - Add missing function argument documentation drivers/firmware/xilinx/zynqmp.c | 62 ++++++++++++++++++++++++++++ include/linux/firmware/xlnx-zynqmp.h | 18 ++++++++ 2 files changed, 80 insertions(+) diff --git a/drivers/firmware/xilinx/zynqmp.c b/drivers/firmware/xilinx/zynqmp.c index fabdbac868f5..c66c9b48135a 100644 --- a/drivers/firmware/xilinx/zynqmp.c +++ b/drivers/firmware/xilinx/zynqmp.c @@ -1067,6 +1067,68 @@ int zynqmp_pm_release_node(const u32 node) } EXPORT_SYMBOL_GPL(zynqmp_pm_release_node); +/** + * zynqmp_pm_get_rpu_mode() - Get RPU mode + * @node_id: Node ID of the device + * @rpu_mode: return by reference value + * either split or lockstep + * + * Return: return 0 on success or error+reason. + * if success, then rpu_mode will be set + * to current rpu mode. + */ +int zynqmp_pm_get_rpu_mode(u32 node_id, enum rpu_oper_mode *rpu_mode) +{ + u32 ret_payload[PAYLOAD_ARG_CNT]; + int ret; + + ret = zynqmp_pm_invoke_fn(PM_IOCTL, node_id, + IOCTL_GET_RPU_OPER_MODE, 0, 0, ret_payload); + + /* only set rpu_mode if no error */ + if (ret == XST_PM_SUCCESS) + *rpu_mode = ret_payload[0]; + + return ret; +} +EXPORT_SYMBOL_GPL(zynqmp_pm_get_rpu_mode); + +/** + * zynqmp_pm_set_rpu_mode() - Set RPU mode + * @node_id: Node ID of the device + * @rpu_mode: Argument 1 to requested IOCTL call. either split or lockstep + * + * This function is used to set RPU mode to split or + * lockstep + * + * Return: Returns status, either success or error+reason + */ +int zynqmp_pm_set_rpu_mode(u32 node_id, enum rpu_oper_mode rpu_mode) +{ + return zynqmp_pm_invoke_fn(PM_IOCTL, node_id, + IOCTL_SET_RPU_OPER_MODE, (u32)rpu_mode, + 0, NULL); +} +EXPORT_SYMBOL_GPL(zynqmp_pm_set_rpu_mode); + +/** + * zynqmp_pm_set_tcm_config - configure TCM + * @node_id: Firmware specific TCM subsystem ID + * @tcm_mode: Argument 1 to requested IOCTL call + * either PM_RPU_TCM_COMB or PM_RPU_TCM_SPLIT + * + * This function is used to set RPU mode to split or combined + * + * Return: status: 0 for success, else failure + */ +int zynqmp_pm_set_tcm_config(u32 node_id, enum rpu_tcm_comb tcm_mode) +{ + return zynqmp_pm_invoke_fn(PM_IOCTL, node_id, + IOCTL_TCM_COMB_CONFIG, (u32)tcm_mode, 0, + NULL); +} +EXPORT_SYMBOL_GPL(zynqmp_pm_set_tcm_config); + /** * zynqmp_pm_force_pwrdwn - PM call to request for another PU or subsystem to * be powered down forcefully diff --git a/include/linux/firmware/xlnx-zynqmp.h b/include/linux/firmware/xlnx-zynqmp.h index bce3465a70a4..ffc2cea7c604 100644 --- a/include/linux/firmware/xlnx-zynqmp.h +++ b/include/linux/firmware/xlnx-zynqmp.h @@ -490,6 +490,9 @@ int zynqmp_pm_request_wake(const u32 node, const bool set_addr, const u64 address, const enum zynqmp_pm_request_ack ack); +int zynqmp_pm_get_rpu_mode(u32 node_id, enum rpu_oper_mode *rpu_mode); +int zynqmp_pm_set_rpu_mode(u32 node_id, u32 arg1); +int zynqmp_pm_set_tcm_config(u32 node_id, u32 arg1); #else static inline int zynqmp_pm_get_api_version(u32 *version) { @@ -764,6 +767,21 @@ static inline int zynqmp_pm_request_wake(const u32 node, { return -ENODEV; } + +static inline int zynqmp_pm_get_rpu_mode(u32 node_id, enum rpu_oper_mode *rpu_mode) +{ + return -ENODEV; +} + +static inline int zynqmp_pm_set_rpu_mode(u32 node_id, u32 arg1) +{ + return -ENODEV; +} + +static inline int zynqmp_pm_set_tcm_config(u32 node_id, u32 arg1) +{ + return -ENODEV; +} #endif #endif /* __FIRMWARE_ZYNQMP_H__ */