From patchwork Sat Apr 30 05:51:17 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Christian Marangi X-Patchwork-Id: 568622 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 31402C43217 for ; Sat, 30 Apr 2022 12:59:44 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1379438AbiD3NDE (ORCPT ); Sat, 30 Apr 2022 09:03:04 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48468 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1379403AbiD3NDD (ORCPT ); Sat, 30 Apr 2022 09:03:03 -0400 Received: from mail-ed1-x52f.google.com (mail-ed1-x52f.google.com [IPv6:2a00:1450:4864:20::52f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C62B474DDC; Sat, 30 Apr 2022 05:59:41 -0700 (PDT) Received: by mail-ed1-x52f.google.com with SMTP id z19so11858649edx.9; Sat, 30 Apr 2022 05:59:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=xms5zfJXU21gn+xhCN9GQNWCbbshl8bU7hgfQRBr4Es=; b=KpY7oN8xp9U1nZKemOVcHmQaIp6qiHJBCXboc8JAqGFoj/aTcBgo35ILbEae75vtls 4FRoMKhvsQhkF10wi5U8ftQhdozY0Q36tUbwdqPk2EKOSA/1zn70yCFFvn0HPR6sTnst wauoayG6rJ61Q9xT/r5cmN5sT1ubrDf6SuTNFTVXGWVpCqEoIUTqQRwX5I5nyAPgdGmc TIH8Pre0aUlNe5DvqYZMHtho6tC/Mp2SoB/EiKWA6d5YMhBmEaVI6cwgE66s7PJmM/NZ VWxqonxJSwkJkfB9iJc5WBoqQXyzPMO7usGDhQhaYv/OJlSmM25pORrKNSIwfmeoqfYX OCdw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=xms5zfJXU21gn+xhCN9GQNWCbbshl8bU7hgfQRBr4Es=; b=E9NKdpuCPTW3Grg4JnseQuENvhwXFRgkcK6zDrkBj8jjE1h8+RnAHe9wBGNT+iq7JU SdRTMhxOof+rqWpTYrfQCeuSVqrJioYh8569Ty6vDSP9p+69c2PKJYcQ0FH4uLicaw3H wzK7CwkMoNQSY7kAz2CApvJvlHmj/FqlRzxR4gFisqv4KjdyT5ksRpkQ7JdKgaV06ByO gBflbnPpW5zS9wkHtJvXCM+o3BulSEa+Dj7njlllWeuTTeYdRc8VgyIotULAyic/2bfD ybcczobipxnTJ361HXKpOf3QNu1/oGXtlN/1OS0vovJZ9YoH4jovbyEFNeoWv8yMQ7yf wVdg== X-Gm-Message-State: AOAM531Uz4Bmp7hr3PHcsP3e9w44FCQq3C2mGZwvIiWqNBHt6jtko58t ITKUziwUJiVEUlqRyyR+yQNJUSofFOg= X-Google-Smtp-Source: ABdhPJx2RM498J744bx4vjzGZmJZYTeBt6E5wh1lOL6Fxtj+KpwRFQeS/ym9IiPq+keAFoYaArtPlg== X-Received: by 2002:a05:6402:11cd:b0:425:ee49:58cb with SMTP id j13-20020a05640211cd00b00425ee4958cbmr4372158edw.157.1651323580259; Sat, 30 Apr 2022 05:59:40 -0700 (PDT) Received: from localhost.localdomain (93-42-70-190.ip85.fastwebnet.it. [93.42.70.190]) by smtp.googlemail.com with ESMTPSA id a25-20020a056402169900b0042617ba63c8sm4125077edv.82.2022.04.30.05.59.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 Apr 2022 05:59:39 -0700 (PDT) From: Ansuel Smith To: Andy Gross , Bjorn Andersson , Rob Herring , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Ansuel Smith Subject: [PATCH v2 1/2] ARM: dts: qcom: replace gcc PXO with pxo_board fixed clock Date: Sat, 30 Apr 2022 07:51:17 +0200 Message-Id: <20220430055118.1947-2-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220430055118.1947-1-ansuelsmth@gmail.com> References: <20220430055118.1947-1-ansuelsmth@gmail.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Replace gcc PXO phandle to pxo_board fixed clock declared in the dts. gcc driver doesn't provide PXO_SRC as it's a fixed-clock. This cause a kernel panic if any driver actually try to use it. Fixes: 40cf5c884a96 ("ARM: dts: qcom: add L2CC and RPM for IPQ8064") Signed-off-by: Ansuel Smith --- arch/arm/boot/dts/qcom-ipq8064.dtsi | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm/boot/dts/qcom-ipq8064.dtsi b/arch/arm/boot/dts/qcom-ipq8064.dtsi index 996f4458d9fc..e6ca8d1d1c5f 100644 --- a/arch/arm/boot/dts/qcom-ipq8064.dtsi +++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi @@ -304,7 +304,7 @@ cxo_board { clock-frequency = <25000000>; }; - pxo_board { + pxo_board: pxo_board { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <25000000>; @@ -782,7 +782,7 @@ tcsr: syscon@1a400000 { l2cc: clock-controller@2011000 { compatible = "qcom,kpss-gcc", "syscon"; reg = <0x2011000 0x1000>; - clocks = <&gcc PLL8_VOTE>, <&gcc PXO_SRC>; + clocks = <&gcc PLL8_VOTE>, <&pxo_board>; clock-names = "pll8_vote", "pxo"; clock-output-names = "acpu_l2_aux"; }; From patchwork Sat Apr 30 05:51:18 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Christian Marangi X-Patchwork-Id: 568190 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 894DAC433FE for ; Sat, 30 Apr 2022 12:59:45 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1380428AbiD3NDF (ORCPT ); Sat, 30 Apr 2022 09:03:05 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48484 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1379480AbiD3NDE (ORCPT ); Sat, 30 Apr 2022 09:03:04 -0400 Received: from mail-ej1-x630.google.com (mail-ej1-x630.google.com [IPv6:2a00:1450:4864:20::630]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D3BF874DD6; Sat, 30 Apr 2022 05:59:42 -0700 (PDT) Received: by mail-ej1-x630.google.com with SMTP id i27so20064042ejd.9; Sat, 30 Apr 2022 05:59:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=zCHO3F9UUQUUhnGse2puZfAbidpQJJI1trqWLrmHldA=; b=ElvUvrvHg+z/qMdkgJIkhY6+KwDX1JkH7s02dWPJaH1GSJD9o9eLxFaYcEMbZ+5bPR 5bBD26zyftE3HJ1SrjL7Hf0azBqWd9YSVWCcYJPnImw9bD45Nd2Vji1tCTWxrH6IJCjr zVsOQ+moOWJ1+HD0vglv1TDhJvECJ1qKtwo5svFWxpdULb0RTKwtGjmgtHoaDMYok9h/ HSzmyhIAZwyS7iWEnqO5ACKu1q4gQGtzqLcS6BretCuyPSynEm2B09mjM+tmE3yGiN3M K8+Eqjj+jL+OKs40cOU+90XbpFoD7tHR2jg6fKadihUC6rZsLfeLzra25+ncaRicjA/a 7VsA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=zCHO3F9UUQUUhnGse2puZfAbidpQJJI1trqWLrmHldA=; b=uDy3HciRvk/uD2xl4PdvjGF+qwsqOOY9mBfFDEOeU3hcM6yBe8ltTGBgc3zXZmbp7b KLdPuvWFWFhw+YtwCwthCzW5/7g1ZbPMzx3j3Ood0qDV85P59Y909iQ/GjuDivl3Bjbe loRDCE1I1dY3fl9hqhHIrHU5SQVp79grjYm+irOuW4zOCyXv9WnwhPiU9uQG0Wd/uCzE 5NbJ10rCIj4LTPZzE8QsXMofnVFZv1MqkRMv2m2tAnUy+TRXqyBeErcaca5FdyN1LzQk RD2cjyPGPFcto3ZYM+RGxcydFTAttMk2Yfh2rF2hiOaFfn2r07L1Vwg6iXkK6fcWS4tr xwpg== X-Gm-Message-State: AOAM5301ke+qoVnvvNydFH1krJcXHwUgnYTQpEjt2xQ4V6iWHDgy2LnG I0sYiQ+sFSoZzz0Km90R5CE= X-Google-Smtp-Source: ABdhPJxBsKEu1mvUeIwlkp8br54hpHeAiFIy4YQ8I0RTtQ94BCROdSpnDd18Duw+0825xi3jbb8uhQ== X-Received: by 2002:a17:907:6286:b0:6da:6e24:5e43 with SMTP id nd6-20020a170907628600b006da6e245e43mr3684637ejc.449.1651323581354; Sat, 30 Apr 2022 05:59:41 -0700 (PDT) Received: from localhost.localdomain (93-42-70-190.ip85.fastwebnet.it. [93.42.70.190]) by smtp.googlemail.com with ESMTPSA id a25-20020a056402169900b0042617ba63c8sm4125077edv.82.2022.04.30.05.59.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sat, 30 Apr 2022 05:59:40 -0700 (PDT) From: Ansuel Smith To: Andy Gross , Bjorn Andersson , Rob Herring , Krzysztof Kozlowski , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Ansuel Smith , Stephen Boyd Subject: [PATCH v2 2/2] ARM: dts: qcom: add syscon and cxo/pxo clock to gcc node for ipq8064 Date: Sat, 30 Apr 2022 07:51:18 +0200 Message-Id: <20220430055118.1947-3-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20220430055118.1947-1-ansuelsmth@gmail.com> References: <20220430055118.1947-1-ansuelsmth@gmail.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add syscon compatible required for tsens driver to correctly probe driver and access the reg. Also add cxo and pxo tag and declare them as gcc clock now requires them for the ipq8064 gcc driver that has now been modernized. Signed-off-by: Ansuel Smith Reviewed-by: Bjorn Andersson Reviewed-by: Stephen Boyd Reviewed-by: Dmitry Baryshkov --- arch/arm/boot/dts/qcom-ipq8064.dtsi | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/arch/arm/boot/dts/qcom-ipq8064.dtsi b/arch/arm/boot/dts/qcom-ipq8064.dtsi index e6ca8d1d1c5f..ad30f7c8a5a7 100644 --- a/arch/arm/boot/dts/qcom-ipq8064.dtsi +++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi @@ -298,7 +298,7 @@ smem: smem@41000000 { }; clocks { - cxo_board { + cxo_board: cxo_board { compatible = "fixed-clock"; #clock-cells = <0>; clock-frequency = <25000000>; @@ -736,7 +736,9 @@ tsens_calib_backup: calib_backup@410 { }; gcc: clock-controller@900000 { - compatible = "qcom,gcc-ipq8064"; + compatible = "qcom,gcc-ipq8064", "syscon"; + clocks = <&pxo_board>, <&cxo_board>; + clock-names = "pxo", "cxo"; reg = <0x00900000 0x4000>; #clock-cells = <1>; #reset-cells = <1>;