From patchwork Thu Nov 29 16:45:24 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 152410 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp2602236ljp; Thu, 29 Nov 2018 08:45:41 -0800 (PST) X-Google-Smtp-Source: AFSGD/UC3Vis2IJIdt0plP3mdfo2w41fn4+RNjvEhQw1veZ2OmNEOJWlyVdlvsgqP2k8BV00Ao60 X-Received: by 2002:a62:528e:: with SMTP id g136mr2176109pfb.111.1543509941355; Thu, 29 Nov 2018 08:45:41 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543509941; cv=none; d=google.com; s=arc-20160816; b=Z6W3sFdOHEB+kcXj0vQ+hgW24m5h8hhEASwxoSEay6NDhXdvkU9Ur1a+G4ub30e3DQ sET1ZNuOak8pYiAgJ3AyYpNVRV+zwtnW56E6lyDlynQel0YvubSfqzslwHmaN+QYc0Vu 7CuylBv1zgaNtl6hcMmeHvjEiUIRCpGquLMGkDGiQ5L9GSk5FUsYN8zhuqsrU8FY5UsX mpE8VCbUm0RUiHAMKfWDRuJw29bLe9lXaPKRK0AKEAcIjJdCJHutHygztV2yQIVNRKiN bdwwkt1GEH0XM2nqlIYHT/CSAztgmegDn1d81GntbHxcjCDBnQTyldZJ5JQE2s1hO6Uh Rc0Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=EtM4PIazhY07dM0/SaEEWQPxpJFOk9DHFjeuMp17cAY=; b=oADbXJ+r4ruOjo2JKhexQnd4YEiJTCSDFzKOH+/PqZGbkB8hOqOfWAbrc/X94CQyiJ W/kT/QJOYGPAXj4L/+z7bRs7JXkGhFFUcvukbRixGeqk10uQY0XlzLLzNYZNt4NDZlTU L+3Zips1l1koFEz51AXng/iq6MApCPEUGo/CvXfkGU1c7Bx4pOXi5pjaQrd8sgtM1l2G 9Kc4K4zwK/aMmTCl5jVIcunyBYfnC0A4KSCcqJeHbpMBGzyi0tTjTay0OQrrhmr6LSl2 +e31KGPfLyGefA04489hxKwEbi56dishpGflovuw2m7cDR4i+lPKvvmvvMya1eRAxZk4 S91w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=dp6tBqUa; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id bi2si2536153plb.200.2018.11.29.08.45.40; Thu, 29 Nov 2018 08:45:41 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=dp6tBqUa; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729780AbeK3Dvg (ORCPT + 32 others); Thu, 29 Nov 2018 22:51:36 -0500 Received: from mail-wm1-f66.google.com ([209.85.128.66]:52945 "EHLO mail-wm1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729398AbeK3Dvf (ORCPT ); Thu, 29 Nov 2018 22:51:35 -0500 Received: by mail-wm1-f66.google.com with SMTP id r11-v6so2968819wmb.2 for ; Thu, 29 Nov 2018 08:45:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=EtM4PIazhY07dM0/SaEEWQPxpJFOk9DHFjeuMp17cAY=; b=dp6tBqUavwos7KZ6mfDXbkfB1XygBEgZvGmxP56Gt7XJvFVMSHA+Hbmc218c34qykK mnKFwjX/LAeiZ8J7StjT1l/MyQY9VfNWCZGBnu8zGb8/1vxZe0vWyibf5kYKvQ3s8Tb3 oUf9Snoo6m2eXkvB3ttsuCl72Gh5NJemwmlpHwWSL7PT+Oo7XLRwYJd6+W4dn+ERcgn8 LCjmmDwmH55yKn9YQp0uQqs43FJJ9JA47QKSpvSGPYBImCVyOyAGS1/bZJh7DtYDdXu5 UMBpD7k8n+y7QVVX1qyERYjExlapvkTAYdT+LawMVBdRxpeN6kCuQDbCLOgnYzD/lIzG sX+A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=EtM4PIazhY07dM0/SaEEWQPxpJFOk9DHFjeuMp17cAY=; b=PGel9DvH8MNIklpibNBK16+HQ4KNdl5hQediJcUtFyjjhvYgUxLTy4TmUDYgWIMpWg ygVUr8NXRjHlW293HfRXVUrdhojX0DPNG65COox3laE4+E8rpe9vSfptTDeGWcdLIW2c Y92JYj7w7fwjxBtIZKOsa8/M8fY9W3jV4dHe3PEO2OKxvg0YPsP9HCyzwCw76ZxaGB+l oZJ/19cxJneFsdr2yO7Ckn4lpI8V8WNZ+rx1/Bi+FEt08qAQbJMhx/ZdPtuUqmuRKUVb HzyOJtPHNvF7Qo2WUrkdEx2mjaxXSRutUGTH/AWLwhhCTPWpsJvmAmvsQfrAFhGTlhRT Z5UA== X-Gm-Message-State: AA+aEWYo64RukWKGFlKD6ZfLd6RP+YHeKcUCm2HEjhLZ84OrVgfi+N/U Ym3c1SrT6wEDPVgZ3/bneyA0Wg== X-Received: by 2002:a7b:c44d:: with SMTP id l13mr2463397wmi.144.1543509935558; Thu, 29 Nov 2018 08:45:35 -0800 (PST) Received: from boomer.lan (cag06-3-82-243-161-21.fbx.proxad.net. [82.243.161.21]) by smtp.googlemail.com with ESMTPSA id d4sm2721909wrp.89.2018.11.29.08.45.34 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 29 Nov 2018 08:45:34 -0800 (PST) From: Jerome Brunet To: Neil Armstrong , Carlo Caione , Kevin Hilman Cc: Jerome Brunet , linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 3/3] arm64: dts: meson: add clock controller clock inputs Date: Thu, 29 Nov 2018 17:45:24 +0100 Message-Id: <20181129164524.18670-4-jbrunet@baylibre.com> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181129164524.18670-1-jbrunet@baylibre.com> References: <20181129164524.18670-1-jbrunet@baylibre.com> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the clock inputs of the clock controllers Signed-off-by: Jerome Brunet --- arch/arm64/boot/dts/amlogic/meson-axg.dtsi | 3 +++ arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi | 3 +++ arch/arm64/boot/dts/amlogic/meson-gxl.dtsi | 3 +++ 3 files changed, 9 insertions(+) -- 2.19.1 diff --git a/arch/arm64/boot/dts/amlogic/meson-axg.dtsi b/arch/arm64/boot/dts/amlogic/meson-axg.dtsi index 5f512c91471e..f2e9fbfff4ea 100644 --- a/arch/arm64/boot/dts/amlogic/meson-axg.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-axg.dtsi @@ -1089,6 +1089,7 @@ clkc: clock-controller { compatible = "amlogic,axg-clkc"; #clock-cells = <1>; + clocks = <&xtal>; }; }; }; @@ -1334,6 +1335,8 @@ compatible = "amlogic,meson-axg-aoclkc"; #clock-cells = <1>; #reset-cells = <1>; + clocks = <&xtal>, <&clkc CLKID_CLK81>; + clock-names = "xtal", "mpeg-clk"; }; }; diff --git a/arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi b/arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi index 6796d250985a..3322da6da962 100644 --- a/arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-gxbb.dtsi @@ -299,6 +299,8 @@ &clkc_AO { compatible = "amlogic,meson-gxbb-aoclkc", "amlogic,meson-gx-aoclkc"; + clocks = <&xtal>, <&clkc CLKID_CLK81>; + clock-names = "xtal", "mpeg-clk"; }; &efuse { @@ -334,6 +336,7 @@ clkc: clock-controller { compatible = "amlogic,gxbb-clkc"; #clock-cells = <1>; + clocks = <&xtal>; }; }; diff --git a/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi b/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi index ed278097825b..223f34959844 100644 --- a/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi +++ b/arch/arm64/boot/dts/amlogic/meson-gxl.dtsi @@ -260,6 +260,8 @@ &clkc_AO { compatible = "amlogic,meson-gxl-aoclkc", "amlogic,meson-gx-aoclkc"; + clocks = <&xtal>, <&clkc CLKID_CLK81>; + clock-names = "xtal", "mpeg-clk"; }; &gpio_intc { @@ -284,6 +286,7 @@ clkc: clock-controller { compatible = "amlogic,gxl-clkc"; #clock-cells = <1>; + clocks = <&xtal>; }; };