From patchwork Tue Nov 27 10:07:21 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shawn Guo X-Patchwork-Id: 152116 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp1063755ljp; Tue, 27 Nov 2018 02:07:59 -0800 (PST) X-Google-Smtp-Source: AFSGD/UZUCcUTsbxWbFzibOzpikAfY13wAOCea3C6F0orQ/1IGpdZyZKjXoqZVIAVplM6kUbt2Md X-Received: by 2002:a65:55ca:: with SMTP id k10mr28352537pgs.448.1543313279078; Tue, 27 Nov 2018 02:07:59 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543313279; cv=none; d=google.com; s=arc-20160816; b=mbVHEUmOSXgTfcZyin2HpBzRR0JKUmN0nxaIYx3bHOASvDN7fLpeORN5vOOFDkzAlg d64jZ5WTnW9FhR9rIU4na3tJ3oKV82im7+TC2m+XdW3X4I5sS6hilqmsTAw9RsmyUJdr hVwC6XsDoIn3LNSyg2aSiRTvAPXC3V5p8wmT8/V8DYFIrAhQOGIOcCipslTVuNUL0I7y O82jx3dPzx/OjCn6LPos1hZpfH1mXxK8uTmgUgZRHe7TyF+2z90loWYmc5PRiij6u5wJ PzUXAFI7fCvfX5SgvckIno+4Ld5O7dK0crWAUD/9JKuDGxOQcVSNDhOH/sKfRRsRnewq 91og== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=x5i7/5XJL064OccNs2o8bb+FMlNTe/XBc/lkskb4qJo=; b=X+u7A69wMCilFiYFdzmb8kY3vTnIhaYLEKei3agSaQvLDlBreISN+rOaFjDceNDyYu NL/d4cHSAGhRc71+cXIYZmpWYwx38u8Vnp2KvtB7nHk9xYP4DTXZBFudSbmlKKx1Xb6P krbTFjx7SyUqnp6omyX5w7oJVE8X82mIm6asw8JpFRgnMCppsTo8vILtAss64mEjr2sx 3/+L/8AaUssE9l4wqRR+ODosf23B4rrpfBYjwVe9WlF7oOEQm1TY7d0wdpBbKyhw9o4X QGStYu+tevDcbGuVpwTLGGtgLs0ED6XRnBvrV1+Wutw40khXg89UiirTx/6McOruSfZE oCTg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=SI7crVEd; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id gn7si3281567plb.321.2018.11.27.02.07.58; Tue, 27 Nov 2018 02:07:59 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=SI7crVEd; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726437AbeK0VFU (ORCPT + 15 others); Tue, 27 Nov 2018 16:05:20 -0500 Received: from mail-pf1-f196.google.com ([209.85.210.196]:43698 "EHLO mail-pf1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730529AbeK0VFU (ORCPT ); Tue, 27 Nov 2018 16:05:20 -0500 Received: by mail-pf1-f196.google.com with SMTP id w73so8106923pfk.10 for ; Tue, 27 Nov 2018 02:07:57 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=x5i7/5XJL064OccNs2o8bb+FMlNTe/XBc/lkskb4qJo=; b=SI7crVEdMqebg624wiZeDMSIW6pJ5Hg10C0Bqu6igkVOYED7jrZAePHAIwO+G7m+WQ 0ah5XIs97w9n7HSzauSdm+d4B0zrewvtLctMVDOHksFuatQMQTOA2aBo91aDVBqBFftk SGcttAw718qXzKQPZaG1oG7YVcwN+6K/IBTjg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=x5i7/5XJL064OccNs2o8bb+FMlNTe/XBc/lkskb4qJo=; b=dCHnCrNjcDWiI2NtU6uGNYjaQefqCFlQGEBA3rWHesefXs0qiQ4/MrJu/bshtbNfLV lKD6fbYqRJVpJpm93IxMh/cisNYfVwV0rBM/eF8epopCPb2iqsH0KghUplfjkT+fePEj kLfpxYUeR/9uXZrLKXpnJz9te/CRZD1eCi5CWcNo0J5zAojm/Z6F3y7nruXCTK9Ca6F3 HUPVrvEW7yNChXEyOrUN7oyKsUtRaaJCx+AGCA8lb0ok/Y8J2z85G6ycFT4MmnIq1Hp0 d+pT6+0h9dp8RNko4XhXwOwVSYJ+bvcDBazRIPont9iAlKJxIhRkV7qvI7K4CxFLIW2n fK6g== X-Gm-Message-State: AA+aEWai2nO5+RKQsk48PjjTSj0umAcFqytFnXesVRlHvNO6s7XU0Kl2 WU7LsT4KUA5b4VBjhJoR4dRfQw== X-Received: by 2002:a63:dc54:: with SMTP id f20mr28917796pgj.410.1543313277038; Tue, 27 Nov 2018 02:07:57 -0800 (PST) Received: from localhost.localdomain (61-216-91-114.HINET-IP.hinet.net. [61.216.91.114]) by smtp.gmail.com with ESMTPSA id y66-v6sm4006875pfy.24.2018.11.27.02.07.52 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 27 Nov 2018 02:07:55 -0800 (PST) From: Shawn Guo To: Kishon Vijay Abraham I Cc: Rob Herring , Sriharsha Allenki , Anu Ramanathan , Bjorn Andersson , Vinod Koul , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Shawn Guo Subject: [PATCH v5 1/2] dt-bindings: phy: Add Qualcomm Synopsys High-Speed USB PHY binding Date: Tue, 27 Nov 2018 18:07:21 +0800 Message-Id: <20181127100722.9993-2-shawn.guo@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20181127100722.9993-1-shawn.guo@linaro.org> References: <20181127100722.9993-1-shawn.guo@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org From: Sriharsha Allenki It adds bindings for Synopsys 28nm femto phy controller that supports LS/FS/HS usb connectivity on Qualcomm chipsets. Signed-off-by: Sriharsha Allenki Signed-off-by: Anu Ramanathan Signed-off-by: Bjorn Andersson Reviewed-by: Rob Herring Signed-off-by: Shawn Guo --- .../phy/qcom,snps-28nm-usb-hs-phy.txt | 87 +++++++++++++++++++ 1 file changed, 87 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt -- 2.18.0 diff --git a/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt b/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt new file mode 100644 index 000000000000..301987e716fd --- /dev/null +++ b/Documentation/devicetree/bindings/phy/qcom,snps-28nm-usb-hs-phy.txt @@ -0,0 +1,87 @@ +Qualcomm Synopsys 28nm Femto phy controller +=========================================== + +Synopsys 28nm femto phy controller supports LS/FS/HS usb connectivity on +Qualcomm chipsets. + +Required properties: + +- compatible: + Value type: + Definition: Should contain "qcom,qcs404-usb-hsphy". + +- reg: + Value type: + Definition: USB PHY base address and length of the register map. + +- #phy-cells: + Value type: + Definition: Should be 0. See phy/phy-bindings.txt for details. + +- clocks: + Value type: + Definition: See clock-bindings.txt section "consumers". List of + three clock specifiers for reference, phy core and + sleep clocks. + +- clock-names: + Value type: + Definition: Names of the clocks in 1-1 correspondence with the "clocks" + property. Must contain "ref", "phy" and "sleep". + +- resets: + Value type: + Definition: See reset.txt section "consumers". PHY reset specifiers + for phy core and POR resets. + +- reset-names: + Value type: + Definition: Names of the resets in 1-1 correspondence with the "resets" + property. Must contain "phy" and "por". + +- vdd-supply: + Value type: + Definition: phandle to the regulator VDD supply node. + +- vdda1p8-supply: + Value type: + Definition: phandle to the regulator 1.8V supply node. + +- vdda3p3-supply: + Value type: + Definition: phandle to the regulator 3.3V supply node. + +- qcom,vdd-voltage-level: + Value type: + Definition: This is a list of three integer values where + each value corresponding to voltage corner in uV. + +Optional child nodes: + +- The link to the USB connector should be modeled using the OF graph bindings + specified in bindings/graph.txt. + +Example: + + phy@7a000 { + compatible = "qcom,qcs404-usb-hsphy"; + reg = <0x7a000 0x200>; + #phy-cells = <0>; + clocks = <&rpmcc RPM_SMD_LN_BB_CLK>, + <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>, + <&gcc GCC_USB2A_PHY_SLEEP_CLK>; + clock-names = "ref", "phy", "sleep"; + resets = <&gcc GCC_USB_HS_PHY_CFG_AHB_BCR>, + <&gcc GCC_USB2A_PHY_BCR>; + reset-names = "phy", "por"; + vdd-supply = <&vreg_l4_1p2>; + vdda1p8-supply = <&vreg_l5_1p8>; + vdda3p3-supply = <&vreg_l12_3p3>; + qcom,vdd-voltage-level = <0 1144000 1200000>; + + port { + ep_usb_phy: endpoint { + remote-endpoint = <&ep_usb_con>; + }; + }; + };