From patchwork Mon Oct 8 21:42:08 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Damian Kos X-Patchwork-Id: 148459 Delivered-To: patch@linaro.org Received: by 2002:a2e:8595:0:0:0:0:0 with SMTP id b21-v6csp4146266lji; Mon, 8 Oct 2018 14:44:17 -0700 (PDT) X-Google-Smtp-Source: ACcGV63hl3JcMhd2+00/+VarYRn2j0UCoZwnZ/wqQwgjV8SAcv7j5AhnqsD5X8eiXICvkpK2TdUb X-Received: by 2002:a63:f448:: with SMTP id p8-v6mr22665635pgk.124.1539035057645; Mon, 08 Oct 2018 14:44:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539035057; cv=none; d=google.com; s=arc-20160816; b=MBP5azvmrRtY9WEBd/ChvtScp2KjlV09nuFI/prvjVCkM6MVRJ18VdbO4kcCjk6zfI b8Eeeoqet4ChxRNKbYBuftgSph+WwEuog+bvYxPKyxBZ//XJGpuamnOyoOLN2aEnqVF2 el96kebMxYPL7LlihU6mFcIFXk/aubTxctZC8w/Pl88qFlq9C3HZ4FXPzse7segJ53N6 +j0sB6u1L7XfVhMEyKMeosunsDjxoyRBsOzf2w++cOc8JREh72VhrvTC29yLLnNvBowv FkJcEyz6TPFbR5nM2/MUBwIZyEVMoqs1NRFVp6T4QIn4mdUXGGvkles6MGORwz3VaAQy EvyQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:spamdiagnosticmetadata :spamdiagnosticoutput:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature:dkim-signature; bh=yC/3+D1W2arVb3JWaxT+v/5WTLOF5Mwj99d1ZxIxkzI=; b=rRB833otpAHQO/fUXu0IZLJ6vFNcyDutx00+N+++glrbv17dhZM+CFvdGN05qQnAsV jWp30gK6K2Lbg/X4iqdYOppWARxGnDvMySh9c71cif+PnqbSyLprJ7TQJ31pWZB8knp6 8niGDMkjjuHo5tRwISYU1SeZt1fM/f5/j4rEcJjNE0M5uL34YtCLky2GEkeMUD5/z7i5 vQ4uV+axJkq8Db3HtCmV71sJEPp0xuVsKYKrAmzm3N+WpcorFWsKisBO8b0ryGM+1ZW8 oHYjrSJuCFDi7OtLZINIh2eZqSZvgSmuNzXYSPi8sKhyGw/HI5bytEOQ3CCScg1PBayz J55Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@cadence.com header.s=proofpoint header.b=SixeDohU; dkim=pass header.i=@cadence.com header.s=selector1 header.b=RAlVeYHX; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=cadence.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id bb6-v6si18434477plb.359.2018.10.08.14.44.17; Mon, 08 Oct 2018 14:44:17 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@cadence.com header.s=proofpoint header.b=SixeDohU; dkim=pass header.i=@cadence.com header.s=selector1 header.b=RAlVeYHX; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=cadence.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725749AbeJIE6A (ORCPT + 6 others); Tue, 9 Oct 2018 00:58:00 -0400 Received: from mx0a-0014ca01.pphosted.com ([208.84.65.235]:39832 "EHLO mx0a-0014ca01.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726461AbeJIE57 (ORCPT ); Tue, 9 Oct 2018 00:57:59 -0400 Received: from pps.filterd (m0042385.ppops.net [127.0.0.1]) by mx0a-0014ca01.pphosted.com (8.16.0.22/8.16.0.22) with SMTP id w98LgDjj007404; Mon, 8 Oct 2018 14:43:28 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=proofpoint; bh=yC/3+D1W2arVb3JWaxT+v/5WTLOF5Mwj99d1ZxIxkzI=; b=SixeDohUjuysNh018/pwLY0Vfi/hbYpw2ZhNCmfs7iMmyXpkKh3gVDpYd0LwCHxvJTV/ sXHDHQtEcoMplyd23OTrEiXX5i7V48CacYbJILxV5m2MQXaq0DYK72MlR/glPNdtxNr8 BlCPgsTFbYI77BNkMOX+6hcG+AhTU5d0+QW4Tzy5rcxsNFwFmCCqlxu4Fl1y6IretTjN 7I+Jki5OS4Oeijej9BkXN8yZfBysqlFQY+RW8zARsuwCkMtZIzYNkBtiBSouAr644DkT 0L4VkqWw2jjI8+ItZb4q3wKofvfX8Y7+0rhc73HbYEKmK19T0VnT9t1JECfIq7solAR8 NQ== Authentication-Results: cadence.com; spf=pass smtp.mailfrom=dkos@cadence.com Received: from nam03-co1-obe.outbound.protection.outlook.com (mail-co1nam03lp0020.outbound.protection.outlook.com [216.32.181.20]) by mx0a-0014ca01.pphosted.com with ESMTP id 2mxuwwt02e-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT); Mon, 08 Oct 2018 14:43:28 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=yC/3+D1W2arVb3JWaxT+v/5WTLOF5Mwj99d1ZxIxkzI=; b=RAlVeYHXG1KhIKvpcbuNb3h0im8AF3hnSB0w3AaI1PwC7NAkMHBO3/n3HTRYEu/enIOQwM5IrOYXF+QxQU4Em50CYvy2x17KDw11Cj7aQD2FBckJXin5jlf8qbINZim+FKb4QXXvWOfjIz/zP1+y5p/Gvb+bTUxQSVlgyA9oQfI= Received: from CY1PR07CA0004.namprd07.prod.outlook.com (2a01:111:e400:c60a::14) by BN6PR07MB2946.namprd07.prod.outlook.com (2603:10b6:404:42::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1207.28; Mon, 8 Oct 2018 21:43:24 +0000 Received: from DM3NAM05FT017.eop-nam05.prod.protection.outlook.com (2a01:111:f400:7e51::201) by CY1PR07CA0004.outlook.office365.com (2a01:111:e400:c60a::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1207.23 via Frontend Transport; Mon, 8 Oct 2018 21:43:24 +0000 Received-SPF: SoftFail (protection.outlook.com: domain of transitioning cadence.com discourages use of 158.140.1.28 as permitted sender) Received: from sjmaillnx1.cadence.com (158.140.1.28) by DM3NAM05FT017.mail.protection.outlook.com (10.152.98.126) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1250.2 via Frontend Transport; Mon, 8 Oct 2018 21:43:23 +0000 Received: from maileu3.global.cadence.com (maileu3.cadence.com [10.160.88.99]) by sjmaillnx1.cadence.com (8.14.4/8.14.4) with ESMTP id w98LhKTl017201 (version=TLSv1/SSLv3 cipher=AES256-SHA bits=256 verify=FAIL); Mon, 8 Oct 2018 14:43:22 -0700 X-CrossPremisesHeadersFilteredBySendConnector: maileu3.global.cadence.com Received: from maileu3.global.cadence.com (10.160.88.99) by maileu3.global.cadence.com (10.160.88.99) with Microsoft SMTP Server (TLS) id 15.0.1367.3; Mon, 8 Oct 2018 23:43:27 +0200 Received: from lvloginb.cadence.com (10.165.177.11) by maileu3.global.cadence.com (10.160.88.99) with Microsoft SMTP Server id 15.0.1367.3 via Frontend Transport; Mon, 8 Oct 2018 23:43:27 +0200 Received: from lvloginb.cadence.com (localhost [127.0.0.1]) by lvloginb.cadence.com (8.14.4/8.14.4) with ESMTP id w98LhJHG013168; Mon, 8 Oct 2018 22:43:19 +0100 Received: (from dkos@localhost) by lvloginb.cadence.com (8.14.4/8.14.4/Submit) id w98LhJrT013166; Mon, 8 Oct 2018 22:43:19 +0100 From: Damian Kos To: David Airlie , Rob Herring , "Mark Rutland" , Archit Taneja , Andrzej Hajda , Laurent Pinchart , Gustavo Padovan , Maarten Lankhorst , Sean Paul , Sandy Huang , =?utf-8?q?Heiko_St=C3=BCbner?= , Quentin Schulz , Damian Kos , "Piotr Sroka" , , , , , CC: , , Subject: [PATCH v6 2/6] drm/dp: fix link probing for devices supporting DP 1.4+ Date: Mon, 8 Oct 2018 22:42:08 +0100 Message-ID: <1539034953-11274-3-git-send-email-dkos@cadence.com> X-Mailer: git-send-email 1.9.0 In-Reply-To: <1539034953-11274-1-git-send-email-dkos@cadence.com> References: <1539034953-11274-1-git-send-email-dkos@cadence.com> MIME-Version: 1.0 X-OrganizationHeadersPreserved: maileu3.global.cadence.com X-EOPAttributedMessage: 0 X-Forefront-Antispam-Report: CIP:158.140.1.28; IPV:CAL; SCL:-1; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(396003)(346002)(376002)(39860400002)(136003)(2980300002)(36092001)(189003)(199004)(126002)(305945005)(76176011)(26005)(87636003)(7636002)(14444005)(105596002)(2616005)(26826003)(486006)(186003)(8676002)(42186006)(16586007)(446003)(426003)(11346002)(476003)(356003)(51416003)(110136005)(54906003)(4326008)(336012)(478600001)(246002)(36756003)(2906002)(5660300001)(47776003)(7416002)(50466002)(106466001)(8936002)(316002)(48376002)(86362001)(2201001)(50226002)(6666003)(921003)(1121003)(83996005)(2101003); DIR:OUT; SFP:1101; SCL:1; SRVR:BN6PR07MB2946; H:sjmaillnx1.cadence.com; FPR:; SPF:SoftFail; LANG:en; PTR:corp.cadence.com; MX:1; A:1; X-Microsoft-Exchange-Diagnostics: 1; DM3NAM05FT017; 1:WAdt+lWKo/xOkaxGx8l5WuDyz1F+NqnlNwnEr+iu+3z1R39POicfDCjS8rb3vlEah95y0bvOsgyc88eRKOngEvdCeQx2abNg5WP538E/P+4L0/CvA3rMJmqp/Qy/bD9A X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: c732a339-cc0e-4d35-ce79-08d62d671320 X-Microsoft-Antispam: BCL:0; PCL:0; RULEID:(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600074)(711020)(2017052603328)(7153060); SRVR:BN6PR07MB2946; X-Microsoft-Exchange-Diagnostics: 1; BN6PR07MB2946; 3:WHsnLwcBRnG3eCXFpGUDoz+8PziDE+YGSVUNxFkiA96pCfITxoMp3WwWObihEYD/dHtJFEYFofIKs4ekPQ5srZ4fo0rLYa54N9EE/FNYRl/9HOuROqU7phBCF8CMHHbncXHsjWOVrf42nDba0syJK3YYuy7zB8TaCocMu6ZOx0gB7HPQBbJVhR8kQNRFj7m2ySNL7vwa2vpX4J1DRIZNRHQfB/iKbbzS6rC8N7HBnmA/vsNep7nMF2/SKGM4i8xOe3+Co9gwrQFGCSFOF50r2aInUv4GHD+byzz/oG6NQ0eXrDG0mYAjHEUddRUYvxl+FrOehMJxzZStQEjWbIY7BzdsHl2etap3Yt5aHRetxVg=; 25:H7y9gO7kTyERbL4MuxJCRHMmUFgAzQlNT5IIEFYPLC1+aH0hCbLe44TpJq+ijRQbt59UGIk8w56WGeIFaf1mSYHoV6OtLmMVqY3wLc+yisjB3EgP4wiQ9v5QkGi5W+tn+q39myfpLeprWFpbx7INupdm+zXpusRCA7wf0W+nqVJNxi1fLdrm0NyOEKNvK56hy1xU1HKbF6bviMw7VXKO01V+BHtTASikIH2I1UCacYEEWAAQiEsv1LViZ4DxyY3J/phcG4gRtaT9RNmH/1KjUEZ5Hw45a+QCFBVrhrq76RYUyX2HxMQ/oK7dim5PZ2pJFURtWDiTXWYhwlJ57EXbCg== X-MS-TrafficTypeDiagnostic: BN6PR07MB2946: X-Microsoft-Exchange-Diagnostics: 1; BN6PR07MB2946; 31:xb/OXMyu+ZcSsOArNa3ssFL16xf1Nt6ebICLdeG4tRKoajv07e2RdU2dTXtIoizxAUb1qihu4ElTnHgPk0B0H/4R+xVvLhP16HGi74fcJyZxTKbl8ESMsz/0xjxBRn4nGI+83xd16/HQEi04ajdyvxL3qeHvHiPEt0kw/CL+b4HHh3QRzcgppPMYjixeAKueUijp2XYkpZEzMEkVH5P83ijrUS+Roqvfa+BAJxrswa0=; 20:NMofH7pJhN+kAhRyQDBAKjQJKDpV0wdY6xS/tOY9NKnpyYTSlZxhjuzWyl0OAuq8sdIBMVdcoc+ZqDQZ7Rl3VoMQ6q251IRdvcevzoC4bPOcwKlGrMqxzBAUZ/0SmS1vi0OOnksMuz/0A6DQ1w5al+8OE5I4xcW985Xv4nGT5P0p5mWJOsgVCPxEhoW5h7jifatTiQMTlhkFak45fojJVXaX5Y9fM9WqunDycytPa6njMYB196DGDu3yy1kUhId6X+QAzeT68cbOczqhVqxLGOh5W1Moje5CiDmB43egchg/PpL64YZdDaozKEr+XTMrFQKA/8WHvjhpLsUguQMizr9yd0Whwqk2zNHZJ5Ij6sw2xbiks8YHurYvuhqmdWjmBsWtDwHJb3UZB5UvdA3DeDfEob6fzT1NpBYCR6hunG2n5cA+/40A6jpZg/UVN1mwiakAUcI+6f4nUeZ4ovPG6BfEaa77WjCL77HD6vJpXGUCJoJVK4rz1Mrk2xZm1Olf X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(58145275503218)(72806322054110)(7411616537696)(228905959029699); X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(93006095)(93003095)(10201501046)(3002001)(3231355)(944501410)(52105095)(149066)(150057)(6041310)(20161123564045)(20161123562045)(20161123558120)(20161123560045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(201708071742011)(7699051); SRVR:BN6PR07MB2946; BCL:0; PCL:0; RULEID:; SRVR:BN6PR07MB2946; X-Microsoft-Exchange-Diagnostics: 1; BN6PR07MB2946; 4:Cdt3Sf6DUxR/uwzmicsaBDmOLalBE6wJSNhhafu5Eva3ZSDzHGRFfQ0zXwItIhIdezBrweZ9BkycOAgVDnrniV8cYCOdd1SZ7kVgMwi1MtTzt49opMR8AMBYm3EGygw4FqkQ5QaA+NoRUR8uQ8fGdqD2AljsmlNkVefKE3bMH+wrvPUR7bUS044nYTSDLOmOJOrfbetcYg88KEUBIuWGK3j097g9jKQCd1isxjefwYxazuACiT9KMl4bGrbKhN/Fi65UQ19rJz2SyFfTUCoREUMj/PQ07MPbPQlD5iRWrKOB/9ubo3RRY6NQaIUlwkEcUcSvQhkKc2NPtX5AIn7U7KjC+W27bFgh8g0LSTuBT11Y3K6mera8cdCkBW6AtQqrsClF7xQjk7GDRlabNdiJynt3yeDW7fX68vLA4YZ8C7E= X-Forefront-PRVS: 081904387B X-Microsoft-Exchange-Diagnostics: 1; BN6PR07MB2946; 23:ud+pFV4G9oCqcVFu2b9FfW6qSitT8RLc0p4dDkL/SdHU0NNphuiEwuyJYWpwXgl3EYVnfPc656IbmEiJiYdTKYTMRipfObbOnBZ2dbt33zuY+JU24qql/bx7XaoFwfTx7qkvvvO3UNZzcv75957yGetHdVEsou7qDsOBvJ28mfGobfzQyCAyGJ/f4fWnKbcN8bY+JedFKZTHgNITrJeE+UDjpO0Er9xOGWmC0MVht/1s7rCHghdtrgDhfLt0+Ba0M+68zwIFVVithHy6qmE/7AwI+/E0q3F/cCZcg4pQ4QupUU8v1rxv2VVhslz9BDBU2XVuuFLsA5pzvsp1U0DoqTzLok0a9Uyk+sdPWLnn8me2UqUnLmpgUiJwsUy/VtWXAm8PHr5iDg4freUTKEc8N024XQrWsfOav7AvfyI1IifXns0Oip5AQSXddSDbQSoX7inYDy09wQbiXJpkfzb1/UKm/GUMWdjsUVIJsYeUAzM4J+HF2E+monW7of2/WeHqbA/PUQI2lZGPyPp7xyPyrZ8BndNdmHJ9qpm8HyQyWsbIVeuP9N0qn4hWjd1HAGAY1FapoS8AU7KZ9ZhBqE7jkDi9+MgcdyKNZuGt5LyxiGcpfavIrSEz97R8uk/N9jwAnocmE6W4erux7ISgy2qilEnxLIzsQXSxEzasTLs5h/tn63RwB/ORSCOF0AzBYTNvV4d/+p83iXjWL+FGUG1qiBCPnh0W4+XdQd8fpCL4M2ngrR4djxWsd2d5nLNz6hFZa0u3w8vGXq/AYMzKB8B15ICAFtu0madqkLsciVGBgoIeaeE2F1RMSa6aWxFeHrYg/b/apvsC/NIDhVCT5ZmZa1Qno/aejrm4m6a8RRwyCYXSo+tFTpF2JHU76Rn7yHM6hlCf6RM63giTUCvB8Wi1PBlzVHRaToYpK9FTAKfytYJchNiT+ICnlT6AHh1CDOQiNlVcivljj4Iq5sFzVOhaU5QSluPE9E+27FxRHqHUuOA8fHH/2JHJspb3zBwMfDXCRwbZGYeVkRg9h+IegUHZNcvMEibFvWZEfX69UDeClM/cUfTnWOMJS7XIKhxw6+7mgjVP18UeLrQI8qIAL1zQDy7NBJqz3OIRwqPDWpZpAyGil75jViuPwc1shWH/saWn90ehdy4ndFUsYaffeRu7nLyHcSqjQs9dYaBpDOOz6s8= X-Microsoft-Antispam-Message-Info: Lt4H0kenWruzFWGhgKwxDFnRctZgFc3OZzww3fCn6VwrNhWKCPFE5lFkfQ2IHMeBjjI+oLaVcMtOXxpZlPikF/LHs9nw7dIE8qOe/fbDev6szcEyXNB5y5zzD7biy7KnRLJ/NVi3vx3dMNNheQpkakwkLcRXlnmOiMD63APumZhPXj//Bs6H6gyylcNZJwzrJpsEyfi2MKDTX/RqJZfzs8j94omC+RPXGONnwFsXByLH7VcPA7LRMc8FJouzUlAYBlgeDGBcORRfYanHw5ng0D9UMSRiEk0gllGs1oQxZYR8UcdtX3QGWvJi4kiOnzFIunDwzdULyaGtWo86ag/YQpGPhngrWBa8sKl2q3I6ul/n0RyCtOGtK02ZadyvQ/b0lLHrJvtMavEFn6H9jrHV9A== X-Microsoft-Exchange-Diagnostics: 1; BN6PR07MB2946; 6:J7asA6bifoPAJWa3nyng5jsfAJAGricNGnPujccrp+omWXN2jnbckhi+9R90SYIOdb1KcTlMrGnEkqRuMgqyCVH0zAt53CcYZVhSoeiWSPBvdHu2RaT9r3Emu341Sc8p3BWuyzes662i/baBG9aZ/E4h7QHVpw1C536qvLmJfH1f/xtHWwl0Pmqh+AhmTf+fSFLDt3ClT1FvpXMWWBHmx0mlty3NIjHn668uY9/2d5ylW20snv6irDgOVtrk/Itny1G9eqBK8MnklgZAe/LErjW1kTGneb4yAGdPCz+XxkMdcsYusF7goG4oIxxH8GwblMd+U2qRAZ1fvCi1jQB/gg3CluWDc8keiHOFLatA1ACziu+hm4swtGCcJAxbv+sGYzmHt8zii3+qIYmUYvRpswlCv5+eVfxsvHRikMITh6VHu8L5d1ofOZcbqRE+pgciADRZiop9f8kwDEaHIvsMjQ==; 5:K4SFI7OXbt/Z8f4JVxZ6g5M+nUQbDcPN3L24SGuCf8MFHnJZbpWWKmZW1jXUV9b0biyMSD5koSxEqy7aLcdRRQY0Hz+P8kMYUec1yaCrTMuK0JQeHnpeF61WYmNMDdhZB6bsyOU+PmIEFsD4E1ym45yIZw53BAG/dZ7HZJdYbB0=; 7:722AF94KD95+GeXJBH6OtJ1Fxa33GK0T6Tw97xYwa11oDZJU7QD2bZD4cVwRJaDUAKGRo7WkkHWzOSgWKoiAa+Rsk76i70hP+z6Hqa3lCA9q4WZs6YAdkawgitBxZZzNPiH9PC8/YLxDDsbJEZlhNkgbVRnTVfOQ/eZ/n5w5Hlip8HvhDyuursa18QjinAwBXiE8GSc1zE7JdcCAHT+fMz7e6WCrFI43wwIXu7umOUVadn5yWwZ6ZvWOGZb7R9aP SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; BN6PR07MB2946; 20:a2+NeeK3ipAoSEkus0laPjSkl1CfY0KgYSeXZZnIOXdydpQvBbzsUaQNy52ysVUDAFeVmonYt+77mExHgODqu95ZUa5z4cyXEu/fkG2nHO5ZBtE4kQyvEz5FhV1v5UBDDjeanAUKo/vm1nKrxbVgX2Y/s9cgVWQjObmBPb1SPm2RStsq0pXuopDfRSvhUzvqCt+urUaCCbF+s3OQFJSewybzdWIiRX+IOYC5cE8k3eHlG0A8K1z9fX3o3Ui/PZAL X-OriginatorOrg: cadence.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Oct 2018 21:43:23.6083 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: c732a339-cc0e-4d35-ce79-08d62d671320 X-MS-Exchange-CrossTenant-Id: d36035c5-6ce6-4662-a3dc-e762e61ae4c9 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=d36035c5-6ce6-4662-a3dc-e762e61ae4c9; Ip=[158.140.1.28]; Helo=[sjmaillnx1.cadence.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: BN6PR07MB2946 X-Proofpoint-SPF-Result: pass X-Proofpoint-SPF-Record: v=spf1 a:mx-sanjose2.Cadence.COM a:mx-sanjose4.Cadence.COM a:mx-sanjose5.Cadence.COM include:mktomail.com include:spf-0014ca01.pphosted.com include:spf.protection.outlook.com include:auth.msgapp.com include:spf.mandrillapp.com ~all X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:, , definitions=2018-10-08_10:, , signatures=0 X-Proofpoint-Spam-Details: rule=outbound_check_notspam policy=outbound_check score=0 priorityscore=1501 malwarescore=0 suspectscore=2 phishscore=0 bulkscore=0 spamscore=0 clxscore=1015 lowpriorityscore=0 mlxscore=0 impostorscore=0 mlxlogscore=774 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.0.1-1807170000 definitions=main-1810080203 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Quentin Schulz DP 1.4 introduced a DP_EXTENDED_RECEIVER_CAP_FIELD_PRESENT bit in DP_TRAINING_AUX_RD_INTERVAL register. If set, DPCD registers from DP_DPCD_REV to DP_ADAPTER_CAP should be retrieved starting from DP_DPCD_REV_EXTENDED. All registers are copied except DP_DPCD_REV, DP_MAX_LINK_RATE and DP_DOWNSTREAMPORT_PRESENT which represent the "true capabilities" of DPRX device. Original DP_DPCD_REV, DP_MAX_LINK_RATE and DP_DOWNSTREAMPORT_PRESENT might falsely return lower capabilities to "avoid interoperability issues with some of the existing DP Source devices that malfunction when they discover the higher capabilities within those three registers.". Before DP 1.4, DP_EXTENDED_RECEIVER_CAP_FIELD_PRESENT bit was reserved and read 0 so it's safe to check against it even if DP revision is <1.4 Signed-off-by: Quentin Schulz Signed-off-by: Damian Kos Reviewed-by: Andrzej Hajda Reviewed-by: Manasi Navare --- drivers/gpu/drm/drm_dp_helper.c | 30 +++++++++++++++++++++++++++++- 1 file changed, 29 insertions(+), 1 deletion(-) -- 2.17.1 diff --git a/drivers/gpu/drm/drm_dp_helper.c b/drivers/gpu/drm/drm_dp_helper.c index 37c01b6076ec..d96ec74a87f5 100644 --- a/drivers/gpu/drm/drm_dp_helper.c +++ b/drivers/gpu/drm/drm_dp_helper.c @@ -370,10 +370,38 @@ int drm_dp_link_probe(struct drm_dp_aux *aux, struct drm_dp_link *link) { u8 values[3]; int err; + unsigned int addr; memset(link, 0, sizeof(*link)); - err = drm_dp_dpcd_read(aux, DP_DPCD_REV, values, sizeof(values)); + /* + * DP 1.4 introduced a DP_EXTENDED_RECEIVER_CAP_FIELD_PRESENT bit in + * DP_TRAINING_AUX_RD_INTERVAL register. If set, DPCD registers from + * DP_DPCD_REV to DP_ADAPTER_CAP should be retrieved starting from + * DP_DPCD_REV_EXTENDED. All registers are copied except DP_DPCD_REV, + * DP_MAX_LINK_RATE and DP_DOWNSTREAMPORT_PRESENT which represent the + * "true capabilities" of DPRX device. + * + * Original DP_DPCD_REV, DP_MAX_LINK_RATE and DP_DOWNSTREAMPORT_PRESENT + * might falsely return lower capabilities to "avoid interoperability + * issues with some of the existing DP Source devices that malfunction + * when they discover the higher capabilities within those three + * registers.". + * + * Before DP 1.4, DP_EXTENDED_RECEIVER_CAP_FIELD_PRESENT bit was reserved + * and read 0 so it's safe to check against it even if DP revision is + * <1.4 + */ + err = drm_dp_dpcd_readb(aux, DP_TRAINING_AUX_RD_INTERVAL, values); + if (err < 0) + return err; + + if (values[0] & DP_EXTENDED_RECEIVER_CAP_FIELD_PRESENT) + addr = DP_DP13_DPCD_REV; + else + addr = DP_DPCD_REV; + + err = drm_dp_dpcd_read(aux, addr, values, sizeof(values)); if (err < 0) return err; From patchwork Mon Oct 8 21:42:09 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Damian Kos X-Patchwork-Id: 148460 Delivered-To: patch@linaro.org Received: by 2002:a2e:8595:0:0:0:0:0 with SMTP id b21-v6csp4147918lji; Mon, 8 Oct 2018 14:46:19 -0700 (PDT) X-Google-Smtp-Source: ACcGV61aJ1njgkN+a2xbmPf+CS7gRJJ4rnryljJFgrERDkFM9BIjzattLSCgfhr/mD/bnPXkiNfg X-Received: by 2002:a17:902:8502:: with SMTP id bj2-v6mr25419756plb.295.1539035179121; Mon, 08 Oct 2018 14:46:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539035179; cv=none; d=google.com; s=arc-20160816; b=Os1xXYsmS3bopEh7bDKY1mrT7e8kPJrS3db9ZrhHybuFw3LBZcSBkklNyb6YCsl5W3 +HNE5u4Rtjf3+MnykuBlDJQz5Flhmv+tfV6pmLsI8oNy29/RuP8CxhbXDbhsfikgl25p pCWyedo0iO7LiT5rhq1ZbDOU3qjeQ054GfnuSiGRemXkOw6ios8uMtkUjaLHz1H62c4y uhyFj9KIO4MNmWPRGx/OU7t8k3NGhkJrlze7DoWT55zQls+Jbl+Sfjx3j8WWMNYNuSoO Ab1ORqHOjUJn4CzpMVib/eGGOyJ5kkEF7r11yaeNwoRP1l/h42DRUmbScfZ4BnhjBmTj kkKA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:spamdiagnosticmetadata :spamdiagnosticoutput:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature:dkim-signature; bh=B48oPreDbFkq+4o9lFdsZbBdnWc5Npwn1JW2C1SQLjY=; b=pUTzLjyFO6Zl+UDWNjkYivr7o6ELBmEJdEPi1ih+nuqxy2S4ewsQhnxj4DuZKmLOiD 4ImRlNrLQuj0IiHrvcL5sJ6bpN292jiI2TyjiXGI0a3yEgt1QNQWeSwgHnOJPMC9soDS 9njBEy0qG6J18zeRHBLCUAK8yUdHSr1YAf7hfVwSXFlX1B0oevxdOuYk4T1+8C8DrDn7 F08hNH3Hl0wWkikWpj6xW8AYVDg/0gXxWm/mHwYMEP25eP2Xzk/6V9ijOXsevmQn5OSf 5U0F37HATdfnoGYViyjCtfpLna/G5H71dqRF+AAU8Zqzy4dBjyIbYfMK49A0zkL7qfnV datg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@cadence.com header.s=proofpoint header.b=g+RukjZU; dkim=pass header.i=@cadence.com header.s=selector1 header.b=ClsIsRX4; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=cadence.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v10-v6si17556195pfm.162.2018.10.08.14.46.18; Mon, 08 Oct 2018 14:46:19 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@cadence.com header.s=proofpoint header.b=g+RukjZU; dkim=pass header.i=@cadence.com header.s=selector1 header.b=ClsIsRX4; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=cadence.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725794AbeJIFAE (ORCPT + 6 others); Tue, 9 Oct 2018 01:00:04 -0400 Received: from mx0b-0014ca01.pphosted.com ([208.86.201.193]:46618 "EHLO mx0a-0014ca01.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1725759AbeJIFAE (ORCPT ); Tue, 9 Oct 2018 01:00:04 -0400 Received: from pps.filterd (m0042333.ppops.net [127.0.0.1]) by mx0b-0014ca01.pphosted.com (8.16.0.22/8.16.0.22) with SMTP id w98LXqv5015040; Mon, 8 Oct 2018 14:43:43 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=proofpoint; bh=B48oPreDbFkq+4o9lFdsZbBdnWc5Npwn1JW2C1SQLjY=; b=g+RukjZU5W4K/6FDTsBGms6Zr85eO2u3qR5SIgAv4s8p35e1FBdXYDp7pi0n0FOuUfcn W8hqEciblfdfWrTq5dlyRGgxSzW3904rqtuwieVQ0hlrfGFC/hupxDS0xXP/cnM4K+MR oJanzVhwxO2CXeSE41kqI6auOqv0E2Va9/mTrgCVVSnrZEHGzLMlG+ZCf4FEtP8WXtB+ 4+HFdN/UTmWAdBNBazXfidNOtSG4CiOijWjNMu3QQo+4foPePhkKeLa61s09fOvd+VC7 k4/xr49NiA0tlNEOHT2sPQEpIVnR6ahh0hoTzCX/XGiau6tsBLUIV1zTjwuqIJLu32Ea 8g== Authentication-Results: cadence.com; spf=pass smtp.mailfrom=dkos@cadence.com Received: from nam05-co1-obe.outbound.protection.outlook.com (mail-co1nam05lp0081.outbound.protection.outlook.com [216.32.181.81]) by mx0b-0014ca01.pphosted.com with ESMTP id 2mxtts2y17-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT); Mon, 08 Oct 2018 14:43:42 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=B48oPreDbFkq+4o9lFdsZbBdnWc5Npwn1JW2C1SQLjY=; b=ClsIsRX4jSPSuGfhlm9Tgby3yV2fuSVncE3Hs1FhWKCokpxalJVienpdkfpNY/nDKojE88xj0+beu76M9BDaOtXkrdl/6E7ePrCnO+MXJlcK2lP1Y/V3GH0026WIe/NWgz+T0CX2qEgK9PK6VP3VjqTNRGZORoM8NyqiTNXi/eI= Received: from CY1PR07CA0034.namprd07.prod.outlook.com (2a01:111:e400:c60a::44) by DM5PR07MB2954.namprd07.prod.outlook.com (2603:10b6:3:a::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1207.27; Mon, 8 Oct 2018 21:43:39 +0000 Received: from CO1NAM05FT027.eop-nam05.prod.protection.outlook.com (2a01:111:f400:7e50::209) by CY1PR07CA0034.outlook.office365.com (2a01:111:e400:c60a::44) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.1207.23 via Frontend Transport; Mon, 8 Oct 2018 21:43:39 +0000 Received-SPF: SoftFail (protection.outlook.com: domain of transitioning cadence.com discourages use of 158.140.1.28 as permitted sender) Received: from sjmaillnx2.cadence.com (158.140.1.28) by CO1NAM05FT027.mail.protection.outlook.com (10.152.96.137) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.1250.2 via Frontend Transport; Mon, 8 Oct 2018 21:43:38 +0000 Received: from maileu3.global.cadence.com (maileu3.cadence.com [10.160.88.99]) by sjmaillnx2.cadence.com (8.14.4/8.14.4) with ESMTP id w98LhaOD003490 (version=TLSv1/SSLv3 cipher=AES256-SHA bits=256 verify=FAIL); Mon, 8 Oct 2018 14:43:37 -0700 X-CrossPremisesHeadersFilteredBySendConnector: maileu3.global.cadence.com Received: from maileu3.global.cadence.com (10.160.88.99) by maileu3.global.cadence.com (10.160.88.99) with Microsoft SMTP Server (TLS) id 15.0.1367.3; Mon, 8 Oct 2018 23:43:42 +0200 Received: from lvloginb.cadence.com (10.165.177.11) by maileu3.global.cadence.com (10.160.88.99) with Microsoft SMTP Server id 15.0.1367.3 via Frontend Transport; Mon, 8 Oct 2018 23:43:42 +0200 Received: from lvloginb.cadence.com (localhost [127.0.0.1]) by lvloginb.cadence.com (8.14.4/8.14.4) with ESMTP id w98LhZ8q013557; Mon, 8 Oct 2018 22:43:35 +0100 Received: (from dkos@localhost) by lvloginb.cadence.com (8.14.4/8.14.4/Submit) id w98LhZZN013556; Mon, 8 Oct 2018 22:43:35 +0100 From: Damian Kos To: David Airlie , Rob Herring , "Mark Rutland" , Archit Taneja , Andrzej Hajda , Laurent Pinchart , Gustavo Padovan , Maarten Lankhorst , Sean Paul , Sandy Huang , =?utf-8?q?Heiko_St=C3=BCbner?= , Quentin Schulz , Damian Kos , "Piotr Sroka" , , , , , CC: , , Subject: [PATCH v6 3/6] dt-bindings: drm/bridge: Document Cadence MHDP bridge bindings Date: Mon, 8 Oct 2018 22:42:09 +0100 Message-ID: <1539034953-11274-4-git-send-email-dkos@cadence.com> X-Mailer: git-send-email 1.9.0 In-Reply-To: <1539034953-11274-1-git-send-email-dkos@cadence.com> References: <1539034953-11274-1-git-send-email-dkos@cadence.com> MIME-Version: 1.0 X-OrganizationHeadersPreserved: maileu3.global.cadence.com X-EOPAttributedMessage: 0 X-Forefront-Antispam-Report: CIP:158.140.1.28; IPV:CAL; SCL:-1; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(136003)(346002)(376002)(396003)(39860400002)(2980300002)(199004)(189003)(36092001)(110136005)(54906003)(356003)(36756003)(47776003)(7636002)(16586007)(305945005)(246002)(5660300001)(7416002)(2201001)(6666003)(51416003)(86362001)(575784001)(76176011)(8936002)(8676002)(50226002)(26005)(48376002)(50466002)(105596002)(87636003)(316002)(42186006)(426003)(336012)(486006)(126002)(4326008)(26826003)(478600001)(2906002)(186003)(106466001)(11346002)(446003)(476003)(2616005)(21314002)(921003)(1121003)(2101003)(83996005); DIR:OUT; SFP:1101; SCL:1; SRVR:DM5PR07MB2954; H:sjmaillnx2.cadence.com; FPR:; SPF:SoftFail; LANG:en; PTR:corp.cadence.com; A:1; MX:1; X-Microsoft-Exchange-Diagnostics: 1; CO1NAM05FT027; 1:MBve8mQrFi8k4b4eCb2yYmWfAzgHyXDQtmen+MV7boVmFUA4DNX7HPAgyEywQeuB60wS07S8NmZ1t7VONDzG45s1dssnFhMrnUY4PtSOYERQhP/QopV/f1A9QuICJ0uY X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: fbcbda98-e503-4e34-efff-08d62d671ba5 X-Microsoft-Antispam: BCL:0; PCL:0; RULEID:(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600074)(711020)(2017052603328)(7153060); SRVR:DM5PR07MB2954; X-Microsoft-Exchange-Diagnostics: 1; DM5PR07MB2954; 3:uqFJoc72ItxMkiglzp6ovQMa7uNnTj9ZNQ93qqNyHS4otIdsZmQbjj89s8zozjbnQxKmA3bB4hthCQEvm4QykVKo5XhP4OY0djI/1wiQB6DeQFfAwhwpTODv0nksy3wkQ1t4bChfxxUpWjt5jfHCLjwPjF5zHWzbLrbNrayamTa7AGL4N+NOO44MHNSJZQcsJ3neJCnD3nLyz5XKz9eNYKiZmTynBu92yFTP6keMwIQJLkOc7NTuiwBJDUecME9vfOQxkDDZFsIF61Makp1V/5s30R3A/8562TvUmvwVVHciP3JXxQKvYuinAz2YPsDZF2GmfNfBoGjY5jX4is6ykgelhSQEhg5EfNMEkSRMqJg=; 25:wBhviPDR+VExNRs54YBsiQHZt6Z8A4KGGn1K7crt7MFwWzHL07eRg0jMFUxTn5swlCHTHc0853trKOs4o7Ap5r3FFiBlS0m1Un5KS7M6eEQVx0YvFK409yQeG5MNuS7Iyb9Pw7BnkQlokddFUTZEE6srrtAgGHOojOw070pDM0ztcW6sSaK9KU2csUwihWpYNbtyCKl2R64AIz7gGuRXsMni87IgkqHKAopRYS42l/r2mENt98HW2JyW1h0qU6cJsEE6QJwXSkP9Q1rll3r7alkKpKG/E6nl5KyzJWM04Q5ckONEx1yuyr/uOuwo1JDkLGKHDxe9vHYIFQxKBYqXuw== X-MS-TrafficTypeDiagnostic: DM5PR07MB2954: X-Microsoft-Exchange-Diagnostics: 1; DM5PR07MB2954; 31:kkrsOILs2v0cvwRGDE53pZJhleEZ30rv7gQ/Yg2lX0ppyt780LDsC0zCSHKIr7FhIztFk8//ur4Sdx8XgAG8RgO8qS+rU9Eoj3f9iJlnqI+vE3LF0GsgFs359cH0gqNem/bC4hVBbhp8/hQ9bAzMOT4vYCpc1CaxB7f2wK2T4n9QHtoAu6pIQmR9ZS2vec57FuTtmv3Y6zo7ljwNLotzJr+LNBn1nyomTlcxH1GIz3M=; 20:/myJff7YaVsUKwzbx+1ROee14duFf4ehl/hmzwDW0byjx3/40+X4ljnkahorWxg2p6SOZtp6Idak4LoDc2SUmV3+txqNFTGT2MIzFbd8PZ9vD/QL1y2tA/8VtR7fGo8U/qCXW8xb2nct5JvntS1CZLAQ2uEvQc3IaZr+ZOA0K/rM+PMsFz233I6dzWI66UPGDLd1LqgsAHNa3Vi7ECcOaSRpN04VHBVQo411eHZRqX4/tW0jcQHmP/8VTmDIbCeq45ZJ8CJE29oym1dYs9up7AtUzWrhqSz9DDJYB1tf3ioJdK4TCc+YkYgD2C25jCXufAayprzTfRNS8AG1DlmK6KGFSZu3jzdVbXeCj0jlXIqbv6/DTk+E4vtYM4qxmtvQuXPg1x9cEp069Vronx3UuD+1ePd21C2qE0lBV34EqOxQYrI/2JdtbNpUxzoeyNMrMp1HwIoUASNGarJ2rTKt5d7abZeaNJ+AMEYSysLNvWW8Avy/ykLYMQba+qdwOoJ8 X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(58145275503218)(72806322054110); X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(3231355)(944501410)(52105095)(3002001)(93006095)(93003095)(10201501046)(149066)(150057)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123558120)(20161123560045)(20161123564045)(20161123562045)(201708071742011)(7699051)(76991055); SRVR:DM5PR07MB2954; BCL:0; PCL:0; RULEID:; SRVR:DM5PR07MB2954; X-Microsoft-Exchange-Diagnostics: 1; DM5PR07MB2954; 4:wME7TkLmjPIgcGafMIftuL6y4VX6Kgi8vHHnij2jHIjuEyDgqNZLDTiEBmMrz49AhjHkJTjdIr4B0Hl/R6wI4IOTJqeGMBr50shbsQPk0Uchu7vAOywfR1u7sPbDO/YWoZDAi7dICPx8tR0NKzZvE4vUmkIT13pHjK0IQ0KXEGlGWZ6KaZsORlZ2rw5K1z3AuePye1anDK1cqwGaJHcybQ7uYtRrlg8bXs/LvgSm3oi6s1y4ot8ArDUgngd0O2nqHS33xi/fcVmpC40tRjQSlb1upiE5BY6zR4Ucz2HHu4waQyWKszMcQDQqjq4ujRbhq1rj7fYO2yI/I2r7DWbnI0Tx3b/n5xDqAMj8EQiwr9M= X-Forefront-PRVS: 081904387B X-Microsoft-Exchange-Diagnostics: 1; DM5PR07MB2954; 23:Mmh3st6mtRgWJou9wlLW34ZnArTM1K612J7p0pnB+yzeC9exGOq4ygwaCIbsrqyMm16pBvFc9tqahhBTXGQRkYlniNo0IR5tJ6jgatY5gcp82lLPbihOL6jh66zzhUM5Tmk6N711wk2KJNLSZ8EMWq3/PkG/fxAGFhI6PJmg08Zw4BoIE9yekD+IV/YZ0qB/Y8DDhO1DQYUHMZju2J1ms9L/4bZee2oTcv1Fjf6DTzTk0l/ViPIeuZmOG8ntVMfluQWUqx63TE80Te0qNk82u5rgBB+gV/bMNP6MzBrB2hI2yM6415VTW+VsXO8geUObhizT+I2b1uWuhDj/WeQB9/LHCEVdZqJ3mHPE3LN9cVpuAJqnZ0yoflw4xWF4B5IOGcVfSSDwt0+huXn/zRWh3JXZSzyAuBLutyTWuMA3BgA63G84KS6WyP3oRnYzIL7OHs1k2erD+EQ3N20WfMf08lm5hvLiqFToFLloQNkknHu9QmQ14EU6KNM1T6FLjZ2c+JX8tktO9ETscR3eYCVy1KFH90p0NjuHcTWPlyBI50GogQOhkRblNJqfihLRrZ/eto8htKHIkKKyynMQ44S5wyR0gu8kNY9LmHDZSrkTL/kLTSX3Ml7NBlfVVbfBxcnzPqgd4ZU7EP75LfOjo7lkkJDFG2th9fzSiISio16n52ftdN44Fyp7amWj8TCNpks8QQ4R+Wj6WyPnh/Zgg4go2xdiU2GxUfwvRFZZvt16O6B25gX+LjJI39LrE8xITlH7ksga3p8gRmH1v3w5bijW0dmbhLB/FPMIsxUU+EHQRldxlJ0nBi0L+pqlid9adhCJqHFwgLRbPHK2vFcOxnMFvzZUx9deeE8Ej5AeqxcxGMWLinYIVUWdgr0tNbC5rdaoWfxds3rf7CmZSF0KeWtf3XOEFtOQoh1aNaXzKvdYUVEjGW5sCdRL3rnUdTvS9nZtt2fPXe/2mXjFsIYzE2u0/0gLGLFEuMasvNtQzWrJYbfoDHd0oTpfr4PDF5UmATVRiUWGrPfrmDejtrAiNJ1q1Hh4kkUX53tRR6B3qDjbHnPkTkexeCY3wIg0oJTXvTcdEoOv6L0gSTIJj0yuNz0+UhupHS+L2lgCMKAyavG1TRSmwnJn9EFBcjsza03t8Cs/CAXhb5bOxMJJqg1EAPvGIJsgjnl2w0EQl68FuP7SELUaJETbELOW1yyw3jt9nr3z X-Microsoft-Antispam-Message-Info: Kn6dmf0PVPJjsWZ1t3EBk/J66dOuulDXOOYAj2QV8musPBI0JNATl4gl/kKffzN9ZRB7RVSbCy+TYzMabBEiD110t94On0z9kRqtYMX+a5EayLV5QIn3XSCXASzNCqjQ5k7NH91cJ9RWK3aqTNAeIBeYhWD/FFoAjsG9wOhQ/DtyHVWMne6CmJkjlMRP0h24OH9KGKbU0EtbP7QdmrY2tfCwi+N18Gx9gvQ2ijYdkGZuawAY6ybhXIUIfTY50Xd4OqjR//z4KiKeWmHJW/iapR38krEfAsqwU5K8tAOIoi7034VBp9gawiMXfmqAdkiFYOMGlVc0nnUJfd8y2iDHwxcFVD5D3Tep7AV+6rZOGQb3SnJqa0qcVZXmenJ+qkimPNSN9uhr+Lb0TJo3RVFH1g== X-Microsoft-Exchange-Diagnostics: 1; DM5PR07MB2954; 6:woKlMm49yU9v3eAFXd4Rm3GcS+2QfZI2iSog/wUdqVf1QQ9dSooQEbWbhM5etVX9zThBM7sd5/HbMxbHL+7SMALgZpkmH6dg0NEfTgIFx76rBYUBFswrKOzSWZfZUB7o6G1cJ9o/Ms2fOcsZ9EIhDtAeuJYpEWgt7q4SbWGWvIKQVw9DCInMFe8w0XZjL57GF8477W2I0XIUXT/2sQQeFQIY1POeuOaD6TVwFGkBRscOresUb9vtk/IkeQIsmtPOzT8PaYUKRPR4NIxMp/+dGwItaL4xDZLJXAKDlriR2V1LtohdgnWi1Q4yTV/y9BQq8ZazH/RrhI0yP40Q/Ahdh7pA+hLhK7d2yXgy+g5Qq1t/pc7rhcNEI6blOzOPkbfsCOifP/GO3hUpA+70XWYyStUeo5VgDeunExmEK6CbHzPOUCSW5N/GEp/zVmy86VXZOPE0bbDR605t2p/699MYXw==; 5:ZWt2WUpIn7sdRvLrS5tY30ywceQegRIlj7S17rQ4XMlrdxIFkH012cOm23PmYfJ38ZtDsAUKVF/71W/VMWV/pDVYqRxN5g0mNdBIi5grDPIp5Q4WOKH+6N5P2lCBenkOki3kyE/pXfSai7zU3wYCJAKMl0PWTYMDkVgrbqjoBMs=; 7:5rf/b9MP0m0Yy6bpbP0soehJuKs8918KVqzW1TrSlV3WjRbFM+NYac3YNCpPDU0JlrI8Q3KpN+E4nJmnhsMUfuHuNtsc7GWl94XCH/oiQi/809hhTpsrlAlBitp5wA3dAoiz9+KHYD+vH3zW7q5eOVOPG3HVnTdxkxeDs4t/gcjNJLxbjOQ67ywe6DXyH2Hs0eYZtgpjflAdS7nCFgTvPY3poMYOdnaZ3K9majP7PSV8R650nXuMCF2NHP/SIOdO SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; DM5PR07MB2954; 20:lysO16AgMNvM3up2zwaiDIhKonaBH729QiEAepV6e5CHiHxBNONrVGM8+kxT6zbbY5JR/ZbunO457CnWjbXAXlTW1N5y68tNi3+Iffjvdx3khVnoAl8ts6jgp0P7Xj1JE9czZpK1Y5KTxKo+M1JsM476r47B/mQOwVI5pm/OLwimb4pSKioy7LBGPzI3P3nZJ+DHOOE0lpGR6OOw7PNApUb/pbUfPzvMwQ5TVgoiThmJRfifgGjAm3nRPXyweJtG X-OriginatorOrg: cadence.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Oct 2018 21:43:38.2620 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: fbcbda98-e503-4e34-efff-08d62d671ba5 X-MS-Exchange-CrossTenant-Id: d36035c5-6ce6-4662-a3dc-e762e61ae4c9 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=d36035c5-6ce6-4662-a3dc-e762e61ae4c9; Ip=[158.140.1.28]; Helo=[sjmaillnx2.cadence.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR07MB2954 X-Proofpoint-SPF-Result: pass X-Proofpoint-SPF-Record: v=spf1 a:mx-sanjose2.Cadence.COM a:mx-sanjose4.Cadence.COM a:mx-sanjose5.Cadence.COM include:mktomail.com include:spf-0014ca01.pphosted.com include:spf.protection.outlook.com include:auth.msgapp.com include:spf.mandrillapp.com ~all X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:, , definitions=2018-10-08_10:, , signatures=0 X-Proofpoint-Spam-Details: rule=outbound_check_notspam policy=outbound_check score=0 priorityscore=1501 malwarescore=0 suspectscore=2 phishscore=0 bulkscore=0 spamscore=0 clxscore=1015 lowpriorityscore=0 mlxscore=0 impostorscore=0 mlxlogscore=913 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.0.1-1807170000 definitions=main-1810080202 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Quentin Schulz Document the bindings used for the Cadence MHDP DPI/DP bridge. Signed-off-by: Quentin Schulz Signed-off-by: Damian Kos Reviewed-by: Rob Herring --- .../bindings/display/bridge/cdns,mhdp.txt | 43 +++++++++++++++++++ 1 file changed, 43 insertions(+) create mode 100644 Documentation/devicetree/bindings/display/bridge/cdns,mhdp.txt -- 2.17.1 diff --git a/Documentation/devicetree/bindings/display/bridge/cdns,mhdp.txt b/Documentation/devicetree/bindings/display/bridge/cdns,mhdp.txt new file mode 100644 index 000000000000..f8334c520b98 --- /dev/null +++ b/Documentation/devicetree/bindings/display/bridge/cdns,mhdp.txt @@ -0,0 +1,43 @@ +Cadence MHDP bridge +========================== + +The Cadence MHDP bridge is a DPI to DP bridge. + +Required properties: +- compatible: should be "cdns,mhdp8546", +- reg: physical base address and length of the controller's registers, +- clocks: DP bridge clock, it's used by the IP to know how to translate + a number of clock cycles into a time (which is used to comply + with DP standard timings and delays), + +Required subnodes: +- ports: Ports as described in Documentation/devictree/bindings/graph.txt + Port 0 - input port representing the DP bridge input + Port 1 - output port representing the DP bridge output + +Example: + + mhdp: dp-bridge@f0fb000000 { + compatible = "cdns,mhdp8546"; + reg = <0xf0 0xfb000000 0x0 0x1000000>; + clocks = <&mhdp_clock>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + dp_bridge_input: endpoint { + remote-endpoint = <&xxx_dpi_output>; + }; + }; + + port@1 { + reg = <1>; + dp_bridge_output: endpoint { + remote-endpoint = <&xxx_dp_connector_input>; + }; + }; + }; + }; From patchwork Mon Oct 8 21:42:10 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Damian Kos X-Patchwork-Id: 148461 Delivered-To: patch@linaro.org Received: by 2002:a2e:8595:0:0:0:0:0 with SMTP id b21-v6csp4148393lji; Mon, 8 Oct 2018 14:46:55 -0700 (PDT) X-Google-Smtp-Source: ACcGV63gS2VJeoIje2/JV6S3lde5kHaiS/EUUUYlmBc8rXfGAk2L1bbSq2x9/fhDPxDUQKa2/iHG X-Received: by 2002:a62:9b9a:: with SMTP id e26-v6mr27907365pfk.181.1539035215791; Mon, 08 Oct 2018 14:46:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1539035215; cv=none; d=google.com; s=arc-20160816; b=WG0yfMwop8x2WKSVJfPL5bCKjpU/wPZrhy04CsvHltSJ+uVWTVsKQQwH4gqSaM2246 0Shp3pJmO8iQKWpCubA2uxrNSyql9ziRAbfIpH0kF4/6zjI4cV2sQ5vb0ScmJQzGT04j TRBhQ/J41mrHfz8129AVs67HP7gX/E30vIQLv88w+wQ0W3PM98C7AUBDHwJ1XafY0J2q eju3wNJ0b6IkQcpnZzu5/Fv70XkcpsAzbRuaOOQDkmCKnipgoy7hUo0CTeEZ+4vYNl0U G2ZK/u32S+mHHWJ3BXnczLrf4+azPCZwC0sZZwwrp8oeR5uh2JT1mLi/W1OktGzkCMme 27IQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:spamdiagnosticmetadata :spamdiagnosticoutput:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature:dkim-signature; bh=+clxXONf1iz3JjGvsac0aiJ9xCCY/9lOfJRlodH7Rso=; b=JsKBpPS0uDKOPwgQViQ59RTn1lzRvou3fWu7UuG7vv1eS+dln5ispOWv3Gunk+h5/K YjRpjEcVAP8n6NodX51nq5LnSErs2Et0HdgUyHtcVBsHXr9KTjlE+RKhWz6eBVjwAh// 3pRINw9X2dMAGcij+UI0HRY0g8U6FvVOQV2ewP8kzG94D7PHT7lIOl02TGMmhckz7yTT HHmEgn/o/x92daYIz3vKSuo1THB4WO1zNwMZqJK4XD/9cKj1HrNGt3GUc11eVA9y4NiS GPjMaOU4S6vrxeYPNM5YwXVMXNtD72HkDVsF29oCyDgsgEh8FQkE9+KuQ6SZrm8/J3Pq eSig== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@cadence.com header.s=proofpoint header.b=X87BqmEk; dkim=pass header.i=@cadence.com header.s=selector1 header.b="LoWrm/ZN"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=cadence.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h125-v6si19863556pfg.138.2018.10.08.14.46.55; Mon, 08 Oct 2018 14:46:55 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@cadence.com header.s=proofpoint header.b=X87BqmEk; dkim=pass header.i=@cadence.com header.s=selector1 header.b="LoWrm/ZN"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=cadence.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726391AbeJIFAl (ORCPT + 6 others); Tue, 9 Oct 2018 01:00:41 -0400 Received: from mx0a-0014ca01.pphosted.com ([208.84.65.235]:41358 "EHLO mx0a-0014ca01.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725759AbeJIFAk (ORCPT ); Tue, 9 Oct 2018 01:00:40 -0400 Received: from pps.filterd (m0042385.ppops.net [127.0.0.1]) by mx0a-0014ca01.pphosted.com (8.16.0.22/8.16.0.22) with SMTP id w98LgBYY007401; Mon, 8 Oct 2018 14:44:01 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=proofpoint; bh=+clxXONf1iz3JjGvsac0aiJ9xCCY/9lOfJRlodH7Rso=; b=X87BqmEkwJr1MxRi1sZAr7nedOfnIR3hUTDSJuJ6ZJnsD+jKs434GemvDMbiWUL19PQM Ls9hOeYyZYpcilJ9uzXPX6mah1OKvjOwAe0niewFrvDR/FCEmKpQzA3M22V9vBZbyJcG VHExAz8I377l9FoSwd7WAT5EjCpE3hPl8nWhKbXvrq1J5tW1YSNsuJVF7hbsSnGI3FUQ KX/0FoHjUtbxVaTWNH/dBF56tD0luQgPOnCvy5bm5sJNeFfPNa+eB/yb3pl6yUaTYLhd LWS+oK6yBueFKteDCxeoNthFRN7zgf+zilRYWET7xJuYyz0KGkOUV/E86SlHo7vXSGaZ GQ== Authentication-Results: cadence.com; spf=pass smtp.mailfrom=dkos@cadence.com Received: from nam03-co1-obe.outbound.protection.outlook.com (mail-co1nam03lp0024.outbound.protection.outlook.com [216.32.181.24]) by mx0a-0014ca01.pphosted.com with ESMTP id 2mxuwwt03u-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT); Mon, 08 Oct 2018 14:44:00 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cadence.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=+clxXONf1iz3JjGvsac0aiJ9xCCY/9lOfJRlodH7Rso=; b=LoWrm/ZNgb8xigb7jc/2XIgmAl9kPy6N9pHrCWvEs1cToZlQckP7lbYY0qGmSPnReZl2oJ7H0aCI97zMa66JlDVGCsw5jALh5OtKtsMGVIr0661rrokOddHK/eZtYwWUAcvMB19IpLIt+dtDB2biaovC6ABkBJmkC12H5/p7xO8= Received: from BYAPR07CA0036.namprd07.prod.outlook.com (2603:10b6:a02:bc::49) by SN1PR07MB2176.namprd07.prod.outlook.com (2a01:111:e400:c455::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1207.21; Mon, 8 Oct 2018 21:43:55 +0000 Received: from BY2NAM05FT031.eop-nam05.prod.protection.outlook.com (2a01:111:f400:7e52::205) by BYAPR07CA0036.outlook.office365.com (2603:10b6:a02:bc::49) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.1080.15 via Frontend Transport; Mon, 8 Oct 2018 21:43:55 +0000 Received-SPF: SoftFail (protection.outlook.com: domain of transitioning cadence.com discourages use of 158.140.1.28 as permitted sender) Received: from sjmaillnx1.cadence.com (158.140.1.28) by BY2NAM05FT031.mail.protection.outlook.com (10.152.100.168) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.1250.2 via Frontend Transport; Mon, 8 Oct 2018 21:43:54 +0000 Received: from maileu3.global.cadence.com (maileu3.cadence.com [10.160.88.99]) by sjmaillnx1.cadence.com (8.14.4/8.14.4) with ESMTP id w98Lhqpf017340 (version=TLSv1/SSLv3 cipher=AES256-SHA bits=256 verify=FAIL); Mon, 8 Oct 2018 14:43:53 -0700 X-CrossPremisesHeadersFilteredBySendConnector: maileu3.global.cadence.com Received: from maileu3.global.cadence.com (10.160.88.99) by maileu3.global.cadence.com (10.160.88.99) with Microsoft SMTP Server (TLS) id 15.0.1367.3; Mon, 8 Oct 2018 23:43:58 +0200 Received: from lvloginb.cadence.com (10.165.177.11) by maileu3.global.cadence.com (10.160.88.99) with Microsoft SMTP Server id 15.0.1367.3 via Frontend Transport; Mon, 8 Oct 2018 23:43:58 +0200 Received: from lvloginb.cadence.com (localhost [127.0.0.1]) by lvloginb.cadence.com (8.14.4/8.14.4) with ESMTP id w98LhpjY013946; Mon, 8 Oct 2018 22:43:51 +0100 Received: (from dkos@localhost) by lvloginb.cadence.com (8.14.4/8.14.4/Submit) id w98LhokZ013934; Mon, 8 Oct 2018 22:43:50 +0100 From: Damian Kos To: David Airlie , Rob Herring , "Mark Rutland" , Archit Taneja , Andrzej Hajda , Laurent Pinchart , Gustavo Padovan , Maarten Lankhorst , Sean Paul , Sandy Huang , =?utf-8?q?Heiko_St=C3=BCbner?= , Quentin Schulz , Damian Kos , "Piotr Sroka" , , , , , CC: , , Subject: [PATCH v6 4/6] drm: bridge: add support for Cadence MHDP DPI/DP bridge Date: Mon, 8 Oct 2018 22:42:10 +0100 Message-ID: <1539034953-11274-5-git-send-email-dkos@cadence.com> X-Mailer: git-send-email 1.9.0 In-Reply-To: <1539034953-11274-1-git-send-email-dkos@cadence.com> References: <1539034953-11274-1-git-send-email-dkos@cadence.com> MIME-Version: 1.0 X-OrganizationHeadersPreserved: maileu3.global.cadence.com X-EOPAttributedMessage: 0 X-Forefront-Antispam-Report: CIP:158.140.1.28; IPV:CAL; SCL:-1; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(136003)(396003)(346002)(376002)(39860400002)(2980300002)(199004)(189003)(36092001)(8676002)(446003)(11346002)(2201001)(426003)(86362001)(575784001)(51416003)(336012)(76176011)(246002)(478600001)(126002)(2616005)(7636002)(305945005)(486006)(356003)(26005)(186003)(110136005)(16586007)(42186006)(316002)(476003)(54906003)(87636003)(47776003)(26826003)(36756003)(2906002)(7416002)(4744004)(5024004)(53946003)(48376002)(50226002)(50466002)(6666003)(4326008)(105596002)(5660300001)(14444005)(8936002)(106466001)(921003)(1121003)(83996005)(2101003)(559001)(579004); DIR:OUT; SFP:1101; SCL:1; SRVR:SN1PR07MB2176; H:sjmaillnx1.cadence.com; FPR:; SPF:SoftFail; LANG:en; PTR:corp.cadence.com; A:1; MX:1; X-Microsoft-Exchange-Diagnostics: 1; BY2NAM05FT031; 1:tksoj41sApHILibnTJh7hTiWq8DuYthdqZxXyxpTQre5VZ3hul4v2ISfiEP1zOMg7TKP+OS2eZnVNMwZoFaXIM6BXNS0aPT9Db7FTHXKFv1CdKv338+XhHpcg2b4Iy+f X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: f0dfa032-237c-400e-5e05-08d62d67250b X-Microsoft-Antispam: BCL:0; PCL:0; RULEID:(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600074)(711020)(2017052603328)(7153060); SRVR:SN1PR07MB2176; X-Microsoft-Exchange-Diagnostics: 1; SN1PR07MB2176; 3:w8kNFrXvcWKio33Vk8Yhfh2999O7wtyakNFNPNrsCe898Nv7CLIezV7k3W5Cn4uopTUddotCnS313gRIHXwlOkhifwrjmTPHNY9/wrsxevpi/N0RUYDhRoDAzDkVIgKHNVmPwVwXGxBKtjtmEqXkPDyIDcna1NJO6aoy2+NrDvrtwNYEc1Azqzm8oXlhVCHW/Jx0q8aaStA76tThr+brk1/7bXGpuL4t/v7peKTyzNhFqoccVhkYhvZMe38SepH81MwI9qRbIa36hbuR35taO9MdSxIHiWoMmhtp4O6IV6EAseYHue1kfb9aOu6d4hYaDfC8VkFIYPj65pOWZEH9g36azc1lfDQ0KJMJcDwbziI=; 25:CEo0+ruoKRAZd2hPt603Ii51gp7w4iukKcgqQaWQpvfZ2/oOBbY5eXfXAr+tK8Xqhq+NghFqnOubQr0uOGzwR3jnvHYYGaSqYrq210gW72Qf0ZYmzAXoF7QKSbQM8fx5MYaAGMwWgLQPYpHgVeZjmu67rqaAWY4vCZaSBfZMU7APBk0bPcRc6MsbO3fKgiA5Nh2sBtNRlhEFVZ7ffR/wmm5gnoYdcNfuoWPSIg6IUvqDIfJCRRYL07eQCOkFKtdg2Y/V2HtGixlG3+UvSjxtTusyAGRcbW14MIm7OTEmjzgGjXL9+Lq7VIwaS3wNvj8kl+ZIFcvi801yvg5A9ubK2w== X-MS-TrafficTypeDiagnostic: SN1PR07MB2176: X-Microsoft-Exchange-Diagnostics: 1; SN1PR07MB2176; 31:qSYHLG2qhzEg++jHp+dDnqS5ipVjskePcgByZa3aR0agAnC+0FMzDRt1WFLznLskepYkeVF9bJzQAG0n36Z46Gv/t8yN6h9rW0MbqoK9zFuPbmRtSKtgVIrJoi7ETpOROH81XO3sa6D4WNJFEMqcMdUhAjdP9OoHpxcPzgKFPgdlYV7E0E1dEMxxOVcfJnGK7i78owtulWuHUYazbQiolBQKBZiT+g0cHNpT+IAdcO0=; 20:/X0BP9fxpQwb58Le47IbKKj9O3HRwI4F3YYRokKuKsrsdj7srAov8n2g4cQTeGash7tMssRLd9wS8EkQfmb25fEN96v3+gc1QLq/XDIXja0eoGY+7aokN6WRxCHO/BJzRMBUz21Ta1yYfKZwfTxbqPIPE3X6jDsXZN2ZfhCAaY7yFkj1ZCKwFOSYwD+OxUkYeTIc6d+IbaXRFETTqF5za6i6lvC2MqjB76k+9OhXEGnO48BwSsS1McI+Kg8L+g+7IMIK7II8EJs3BG/kgQFvBVUdtO5nsdfxgf4rnCpMirkIaK35H1Z1oTlgJA+Qnzi9CLEHFvBa6AGLNG7mhpBUmbkOHMCzj/ZWnrlNkZRvZBBZZerOcL/NREz0x7fpGXHvVo5rOgo4T04VOFYkBS/2MpipDhNPr+R7V8CuKg+qCue3NeG/rxT+Q6NYqBemAr0gYEIv74iWmv2EDPUVnXcG94JOO1KenZYfgnXm0qVxWQ8efBXUvzVXZeKuyvkBSGsK X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(58145275503218)(72806322054110); X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(5005006)(8121501046)(10201501046)(93006095)(93003095)(3002001)(3231355)(944501410)(52105095)(149066)(150057)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123558120)(20161123562045)(20161123564045)(20161123560045)(201708071742011)(7699051); SRVR:SN1PR07MB2176; BCL:0; PCL:0; RULEID:; SRVR:SN1PR07MB2176; X-Microsoft-Exchange-Diagnostics: 1; SN1PR07MB2176; 4:HJNuJJm/h1TJ7Byc6Egf3cZqXRwDQG0TzIrScYj9yYu26LR1n3PEmH9MzUz8njCfI7crbKm1Awy/i1iEF/gcZgkPW6DtG6+tryGm3nStTXyFs0fqySjKpue4hE7AwFykodWVaH1fr18v9qzQ7NGS1YP3f5au3wGH5BlwKhglVPIIMxI3zQCL6zLNXXU8CWaX9HQum+OZb3cu64NhrQZAH9lguDX3m8Ca/qYQ1LOEN0E1hTOyeiiNUV4mF7mVjx37iiLBg7qS1pmgRNTqjgTEPQfGXDM5LB6XlADA+VsoZqCOJD6VPHDEUaqSxsCIpscgTUXXYGScCanD4rcwsP/MSE0sKngZn5jLxnfQVhbIp7M= X-Forefront-PRVS: 081904387B X-Microsoft-Exchange-Diagnostics: 1; SN1PR07MB2176; 23:DZvCDZi8CwwEH2vQhuuySoRyq/ProhLI5y2oyQ0zm7HucByrZNQH0Vvja78+IU5WAh9y1WGlHgf2XEEebSqiRQMmOTAIb9U0f555JDuNHfe3KWz6UCN2nDo4di2BsKD7sWegXBBbHVjjYlvJy0ZyYxivCkhtzHt/SKLkkMrkDBQUEUl8ekMC4A7dIzBGqT7Z8Hpiok8bdnev4waebAvyvsaFVAS4S5vOU88mjqtBpe3zx5tPhlKjwbNFuN4ioGs6iDZe5i5miWC3Fnc//ujxnrWGaaG2I8lh076BYg7IxS+RVSiOeMJPvchKNN9YPoh/68YpYPclhkXpKrdOHJBAJvzz5V1sWVMvD40b5XwPZuQ44QtG3axaDyatU11KQnIUEXxGYsF0OvxlWTLyJ3v0OWlMqnIgf0eBdnPa/pL0dZgwaXx5ZeqBPbXwrJzllhKH/WeMWkii3O+g4CKyZcrEV7UDuM0/EZTEYTmIZw0mZNGpKMeKPUemmKmUgOJM92DtKQ9cefsZLVKyJlxGXlOpBZqpncF69E7l6dWw1EtAIyODM8nlAza5JIoI4YcdKNJzrzyO41ZRRGHO30rR8QwD0RQgNwE3Um5QSWj/JsVI8jKCGQDiyShcK4y4Ve0+Vz9XKGjTgl++Y5+0r0mWw8S3O0mDepi8mK3uR7Bh/le5ThThNokLESo0tB9kqF3oO8mZhfbPrv/zGt+nKtX1baeFjKSW9q3WHwn4rGYDjCyfoHs9eOJI4L7pqdxE147FsowzXWKovYE6in8yrlQ4Tlygp3NQWzpmxmfHdO1RQ5YX4FWtenNHsHsVnqBZS3dOA24lLZiq73i7dB8DfYhlB0OrL/nscIlWTisotpFd0/PaMqlJyuye+Ua8CQc/Kglt3Y/7FkAUu0UqbJdhwigl9WVK81n0VDxMHEF+ZBA+zqpRuALbZerg7GU4l4tSK5bMW8vsKtGh2lL1hOpbEVOCwPGWAxDcGZQPlGvX4Q8Gr/6Xnw+llYZRyOabq4MLStAMQF1a7fH+p7HSZEysFtaZsuaiY2nyjJeB68KU9otMuWhgPeSMHi6TNkz8b1/UKMijAv85/OAWil2V7MUMy2L6BGGW03G8/ngNOzFUdDlAKbq25VKaZa/VzBt6UqpbG0LV9/VOXOqolIwb3F4MHw/u86Kx0VBQsaISKpmWsza4Cl6iMcRogV12RWgf0UPef4qBM6iTQxfo2Xgai4RMkNMfb3LO/v9z/406l+kMlFiomKsvc6LrrXF7OzmmcBvG345I1fS+i46mYfqUX5IqBIKpY52I+A== X-Microsoft-Antispam-Message-Info: mXtGDQGkMtYhw4ICOtALCvLvPoEKT1F30UHgytXwJhyo2Ad30o95ZLAz0zK1p0g2rP7+tVn9NVyOd65Y2/+rgsuFzhjuuhRJipSIkm2RFRV856LjOitUT9f2mCi0CFMARaBBKXWDjGnIAO4srfqa+WlxpmAPO7qLEpDdZ29jJTZTCxUrBU4yMA6+SSvdS1TawcREoncBsxnu0LVmBl5iE5xjgYzAZLyOlLyIj/5MsRlm+x9BTjZZ3kgKqgZ0RSsK1M/Oq3zGivBfH4VeHqp2ogwS2vgUq7GTh5Bk0wcFycJdCuQXrH4OZC5E06vqsUno63BguTQ69NVYWs/JUZCe1BIffaaCp8Uh/TQMFPFNLumY5QaEloJbWEuURjf4cVX06lAU9JsmI1c8Ut3RtxmkrA== X-Microsoft-Exchange-Diagnostics: 1; SN1PR07MB2176; 6:xgpbnM6rLe9nBlCLMTL1XvKDorkPsNbOk577JZvfpu787ppES1HyT9/qPLxuFyQ5ky93Cn447FNifBDrg8tswz1EbmJhAUkbXHHRH95ZB52vyQ03wyG2oKt05v5rfT81rptFtdKM06ktLIG92B/vj16kzKZsH7Z8UmHGHnAhxngVu6HsFquTiIU5Kyu+y1K7MSJXfDPruh8PCTK6CULImSwNxA/oitdX/urXks2pNkIsjxuO8pNCNMxIGd2c5mE0HuxFhyor+MSEU3tF52yTa0znAi8cn6tlhcC8nCLSqn8nSM4+6dBMvjW/cq83bg2kD2MS9mcbTPDBA/EVrmoX0BUTRB0dBqPBzvnNC0VFh6W0EDtVYXMgYRogZOJocFaA2j/6Qw/hUZUzKxx/qMP5zotg0hVCA4qznnACkBh47Zu8hdttBYrtBLqDaxnBTcRMNJ5PSAUPElyiyPbR52K2qg==; 5:o5XnHMqhTxGGNiwouTvip8edXy97BLsCxe02Ba3vMT7CBgu23a9D8Jr4Xae8CjP+kJyu01l0VwtRmuhrIkunuYvwiNiFc1q9r7sFqr7OuAsVctVIru+wqLyMEn6meC1zWVGF85gxKH2fCR5pgwezZ6vzqaO6HpOkptrNXRgxNIA=; 7:EpTpmlFic2am0f4Sy1A2gt3E2KaD+E4zr4GayqDt9U9AzZmcmKtLCMGLcHgoS7is2qLqHoszK1OluP0iLTqaffTWxbv4xURq3HKuM+Xf8BMHMOgRWRY26+yuip+gtXV9etfuNy4nj5O7gYw8KPnstPFG9ytsU9b/8VT3R1E2dVi0eJJGG/LkTS8TJnjmUHZfVKWHpGFOb5uAxSLn3TBGZuF6DHSBWPYM1iUqegQ7oyvwsAvX3ixmz681lTPH4dMX SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-Microsoft-Exchange-Diagnostics: 1; SN1PR07MB2176; 20:cHN27AlDVCTsnDSUHDdRcTPx4xv+WS2PsbIO/gmpf/X4bkrQQV7YbE7foK8sCMqbyaqzdDJk0TNe3fzqJ/fDzMbis1enIIcd58Jq1zOS027uAeCYOABJ7Kn8My+Jj1NsQUL2ECXGgWfBXoJ/qvPKtrNwA1Odt6q+uNhqB14xSne8cz51Aux/U1AFn0PBmlB5n8DopAs7/JLOpupMY+JKiGvYWjHO5jgrM9jzipX2Dj8w0Zg67b8bz9bpRCa/hzCA X-OriginatorOrg: cadence.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 08 Oct 2018 21:43:54.5105 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f0dfa032-237c-400e-5e05-08d62d67250b X-MS-Exchange-CrossTenant-Id: d36035c5-6ce6-4662-a3dc-e762e61ae4c9 X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=d36035c5-6ce6-4662-a3dc-e762e61ae4c9; Ip=[158.140.1.28]; Helo=[sjmaillnx1.cadence.com] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN1PR07MB2176 X-Proofpoint-SPF-Result: pass X-Proofpoint-SPF-Record: v=spf1 a:mx-sanjose2.Cadence.COM a:mx-sanjose4.Cadence.COM a:mx-sanjose5.Cadence.COM include:mktomail.com include:spf-0014ca01.pphosted.com include:spf.protection.outlook.com include:auth.msgapp.com include:spf.mandrillapp.com ~all X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:, , definitions=2018-10-08_10:, , signatures=0 X-Proofpoint-Spam-Details: rule=outbound_check_notspam policy=outbound_check score=0 priorityscore=1501 malwarescore=0 suspectscore=2 phishscore=0 bulkscore=0 spamscore=0 clxscore=1015 lowpriorityscore=0 mlxscore=0 impostorscore=0 mlxlogscore=999 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.0.1-1807170000 definitions=main-1810080203 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Quentin Schulz This adds basic support for Cadence MHDP DPI to DP bridge. Basically, it takes a DPI stream as input and output it encoded in DP format. It's missing proper HPD, HDCP and currently supports only SST mode. Changes made in the low level driver (cdn-dp-reg.*): - moved it to from drivers/gpu/drm/rockchip to drivers/gpu/drm/bridge/cdns-mhdp-common.c and include/drm/bridge/cdns-mhdp-common.h - functions for sending/receiving commands are now public - added functions for reading registers and link training adjustment Changes made in RK's driver (cdn-dp-core.*): - Moved audio_info and audio_pdev fields from cdn_dp_device to cdns_mhdp_device structure. Signed-off-by: Quentin Schulz Signed-off-by: Damian Kos --- drivers/gpu/drm/bridge/Kconfig | 9 + drivers/gpu/drm/bridge/Makefile | 3 + .../cdns-mhdp-common.c} | 136 +- drivers/gpu/drm/bridge/cdns-mhdp.c | 1304 +++++++++++++++++ drivers/gpu/drm/rockchip/Kconfig | 4 +- drivers/gpu/drm/rockchip/Makefile | 2 +- drivers/gpu/drm/rockchip/cdn-dp-core.c | 16 +- drivers/gpu/drm/rockchip/cdn-dp-core.h | 5 +- .../drm/bridge/cdns-mhdp-common.h | 21 +- 9 files changed, 1480 insertions(+), 20 deletions(-) rename drivers/gpu/drm/{rockchip/cdn-dp-reg.c => bridge/cdns-mhdp-common.c} (87%) create mode 100644 drivers/gpu/drm/bridge/cdns-mhdp.c rename drivers/gpu/drm/rockchip/cdn-dp-reg.h => include/drm/bridge/cdns-mhdp-common.h (95%) -- 2.17.1 diff --git a/drivers/gpu/drm/bridge/Kconfig b/drivers/gpu/drm/bridge/Kconfig index 9eeb8ef0b174..90a4810a8c96 100644 --- a/drivers/gpu/drm/bridge/Kconfig +++ b/drivers/gpu/drm/bridge/Kconfig @@ -35,6 +35,15 @@ config DRM_CDNS_DSI Support Cadence DPI to DSI bridge. This is an internal bridge and is meant to be directly embedded in a SoC. +config DRM_CDNS_MHDP + tristate "Cadence DPI/DP bridge" + select DRM_KMS_HELPER + select DRM_PANEL_BRIDGE + depends on OF + help + Support Cadence DPI to DP bridge. This is an internal + bridge and is meant to be directly embedded in a SoC. + config DRM_DUMB_VGA_DAC tristate "Dumb VGA DAC Bridge support" depends on OF diff --git a/drivers/gpu/drm/bridge/Makefile b/drivers/gpu/drm/bridge/Makefile index 4934fcf5a6f8..e802fdb85750 100644 --- a/drivers/gpu/drm/bridge/Makefile +++ b/drivers/gpu/drm/bridge/Makefile @@ -16,4 +16,7 @@ obj-$(CONFIG_DRM_ANALOGIX_DP) += analogix/ obj-$(CONFIG_DRM_I2C_ADV7511) += adv7511/ obj-$(CONFIG_DRM_TI_SN65DSI86) += ti-sn65dsi86.o obj-$(CONFIG_DRM_TI_TFP410) += ti-tfp410.o +obj-$(CONFIG_DRM_CDNS_MHDP) += mhdp8546.o obj-y += synopsys/ + +mhdp8546-objs := cdns-mhdp-common.o cdns-mhdp.o diff --git a/drivers/gpu/drm/rockchip/cdn-dp-reg.c b/drivers/gpu/drm/bridge/cdns-mhdp-common.c similarity index 87% rename from drivers/gpu/drm/rockchip/cdn-dp-reg.c rename to drivers/gpu/drm/bridge/cdns-mhdp-common.c index c1a76e6fff88..fda1bee7adb5 100644 --- a/drivers/gpu/drm/rockchip/cdn-dp-reg.c +++ b/drivers/gpu/drm/bridge/cdns-mhdp-common.c @@ -19,8 +19,9 @@ #include #include -#include "cdn-dp-core.h" -#include "cdn-dp-reg.h" +#include +#include +#include #define CDNS_DP_SPDIF_CLK 200000000 #define FW_ALIVE_TIMEOUT_US 1000000 @@ -33,6 +34,7 @@ void cdns_mhdp_set_fw_clk(struct cdns_mhdp_device *mhdp, unsigned long clk) { writel(clk / 1000000, mhdp->regs + SW_CLK_H); } +EXPORT_SYMBOL(cdns_mhdp_set_fw_clk); void cdns_mhdp_clock_reset(struct cdns_mhdp_device *mhdp) { @@ -82,6 +84,7 @@ void cdns_mhdp_clock_reset(struct cdns_mhdp_device *mhdp) /* enable Mailbox and PIF interrupt */ writel(0, mhdp->regs + APB_INT_MASK); } +EXPORT_SYMBOL(cdns_mhdp_clock_reset); static int cdns_mhdp_mailbox_read(struct cdns_mhdp_device *mhdp) { @@ -189,7 +192,56 @@ static int cdns_mhdp_mailbox_send(struct cdns_mhdp_device *mhdp, u8 module_id, return 0; } -static int cdns_mhdp_reg_write(struct cdns_mhdp_device *mhdp, u16 addr, u32 val) +int cdns_mhdp_reg_read(struct cdns_mhdp_device *mhdp, u32 addr, u32 *value) +{ + u8 msg[4], resp[8]; + int ret; + + if (addr == 0) { + ret = -EINVAL; + goto err_reg_read; + } + + msg[0] = (u8)(addr >> 24); + msg[1] = (u8)(addr >> 16); + msg[2] = (u8)(addr >> 8); + msg[3] = (u8)addr; + + ret = cdns_mhdp_mailbox_send(mhdp, MB_MODULE_ID_GENERAL, + GENERAL_REGISTER_READ, + sizeof(msg), msg); + if (ret) + goto err_reg_read; + + ret = cdns_mhdp_mailbox_validate_receive(mhdp, MB_MODULE_ID_GENERAL, + GENERAL_REGISTER_READ, + sizeof(resp)); + if (ret) + goto err_reg_read; + + ret = cdns_mhdp_mailbox_read_receive(mhdp, resp, sizeof(resp)); + if (ret) + goto err_reg_read; + + /* Returned address value should be the same as requested */ + if (memcmp(msg, resp, sizeof(msg))) { + ret = -EINVAL; + goto err_reg_read; + } + + *value = (resp[4] << 24) | (resp[5] << 16) | (resp[6] << 8) | resp[7]; + +err_reg_read: + if (ret) { + DRM_DEV_ERROR(mhdp->dev, "Failed to read register.\n"); + *value = 0; + } + + return ret; +} +EXPORT_SYMBOL(cdns_mhdp_reg_read); + +int cdns_mhdp_reg_write(struct cdns_mhdp_device *mhdp, u16 addr, u32 val) { u8 msg[6]; @@ -202,8 +254,9 @@ static int cdns_mhdp_reg_write(struct cdns_mhdp_device *mhdp, u16 addr, u32 val) return cdns_mhdp_mailbox_send(mhdp, MB_MODULE_ID_DP_TX, DPTX_WRITE_REGISTER, sizeof(msg), msg); } +EXPORT_SYMBOL(cdns_mhdp_reg_write); -static int cdns_mhdp_reg_write_bit(struct cdns_mhdp_device *mhdp, u16 addr, +int cdns_mhdp_reg_write_bit(struct cdns_mhdp_device *mhdp, u16 addr, u8 start_bit, u8 bits_no, u32 val) { u8 field[8]; @@ -220,6 +273,7 @@ static int cdns_mhdp_reg_write_bit(struct cdns_mhdp_device *mhdp, u16 addr, return cdns_mhdp_mailbox_send(mhdp, MB_MODULE_ID_DP_TX, DPTX_WRITE_FIELD, sizeof(field), field); } +EXPORT_SYMBOL(cdns_mhdp_reg_write_bit); int cdns_mhdp_dpcd_read(struct cdns_mhdp_device *mhdp, u32 addr, u8 *data, u16 len) @@ -252,6 +306,7 @@ int cdns_mhdp_dpcd_read(struct cdns_mhdp_device *mhdp, err_dpcd_read: return ret; } +EXPORT_SYMBOL(cdns_mhdp_dpcd_read); int cdns_mhdp_dpcd_write(struct cdns_mhdp_device *mhdp, u32 addr, u8 value) { @@ -286,6 +341,7 @@ int cdns_mhdp_dpcd_write(struct cdns_mhdp_device *mhdp, u32 addr, u8 value) DRM_DEV_ERROR(mhdp->dev, "dpcd write failed: %d\n", ret); return ret; } +EXPORT_SYMBOL(cdns_mhdp_dpcd_write); int cdns_mhdp_load_firmware(struct cdns_mhdp_device *mhdp, const u32 *i_mem, u32 i_size, const u32 *d_mem, u32 d_size) @@ -328,6 +384,7 @@ int cdns_mhdp_load_firmware(struct cdns_mhdp_device *mhdp, const u32 *i_mem, return 0; } +EXPORT_SYMBOL(cdns_mhdp_load_firmware); int cdns_mhdp_set_firmware_active(struct cdns_mhdp_device *mhdp, bool enable) { @@ -362,6 +419,7 @@ int cdns_mhdp_set_firmware_active(struct cdns_mhdp_device *mhdp, bool enable) DRM_DEV_ERROR(mhdp->dev, "set firmware active failed\n"); return ret; } +EXPORT_SYMBOL(cdns_mhdp_set_firmware_active); int cdns_mhdp_set_host_cap(struct cdns_mhdp_device *mhdp, u8 lanes, bool flip) { @@ -391,6 +449,7 @@ int cdns_mhdp_set_host_cap(struct cdns_mhdp_device *mhdp, u8 lanes, bool flip) DRM_DEV_ERROR(mhdp->dev, "set host cap failed: %d\n", ret); return ret; } +EXPORT_SYMBOL(cdns_mhdp_set_host_cap); int cdns_mhdp_event_config(struct cdns_mhdp_device *mhdp) { @@ -408,11 +467,13 @@ int cdns_mhdp_event_config(struct cdns_mhdp_device *mhdp) return ret; } +EXPORT_SYMBOL(cdns_mhdp_event_config); u32 cdns_mhdp_get_event(struct cdns_mhdp_device *mhdp) { return readl(mhdp->regs + SW_EVENTS0); } +EXPORT_SYMBOL(cdns_mhdp_get_event); int cdns_mhdp_get_hpd_status(struct cdns_mhdp_device *mhdp) { @@ -440,6 +501,7 @@ int cdns_mhdp_get_hpd_status(struct cdns_mhdp_device *mhdp) DRM_DEV_ERROR(mhdp->dev, "get hpd status failed: %d\n", ret); return ret; } +EXPORT_SYMBOL(cdns_mhdp_get_hpd_status); int cdns_mhdp_get_edid_block(void *data, u8 *edid, unsigned int block, size_t length) @@ -482,6 +544,7 @@ int cdns_mhdp_get_edid_block(void *data, u8 *edid, return ret; } +EXPORT_SYMBOL(cdns_mhdp_get_edid_block); static int cdns_mhdp_training_start(struct cdns_mhdp_device *mhdp) { @@ -580,6 +643,7 @@ int cdns_mhdp_train_link(struct cdns_mhdp_device *mhdp) mhdp->link.num_lanes); return ret; } +EXPORT_SYMBOL(cdns_mhdp_train_link); int cdns_mhdp_set_video_status(struct cdns_mhdp_device *mhdp, int active) { @@ -595,6 +659,7 @@ int cdns_mhdp_set_video_status(struct cdns_mhdp_device *mhdp, int active) return ret; } +EXPORT_SYMBOL(cdns_mhdp_set_video_status); static int cdns_mhdp_get_msa_misc(struct video_info *video, struct drm_display_mode *mode) @@ -797,6 +862,7 @@ int cdns_mhdp_config_video(struct cdns_mhdp_device *mhdp) DRM_DEV_ERROR(mhdp->dev, "config video failed: %d\n", ret); return ret; } +EXPORT_SYMBOL(cdns_mhdp_config_video); int cdns_mhdp_audio_stop(struct cdns_mhdp_device *mhdp, struct audio_info *audio) @@ -831,6 +897,7 @@ int cdns_mhdp_audio_stop(struct cdns_mhdp_device *mhdp, return 0; } +EXPORT_SYMBOL(cdns_mhdp_audio_stop); int cdns_mhdp_audio_mute(struct cdns_mhdp_device *mhdp, bool enable) { @@ -842,6 +909,7 @@ int cdns_mhdp_audio_mute(struct cdns_mhdp_device *mhdp, bool enable) return ret; } +EXPORT_SYMBOL(cdns_mhdp_audio_mute); static void cdns_mhdp_audio_config_i2s(struct cdns_mhdp_device *mhdp, struct audio_info *audio) @@ -977,3 +1045,63 @@ int cdns_mhdp_audio_config(struct cdns_mhdp_device *mhdp, DRM_DEV_ERROR(mhdp->dev, "audio config failed: %d\n", ret); return ret; } +EXPORT_SYMBOL(cdns_mhdp_audio_config); + +int cdns_mhdp_adjust_lt(struct cdns_mhdp_device *mhdp, + u8 nlanes, u16 udelay, u8 *lanes_data, u8 *dpcd) +{ + u8 payload[7]; + u8 hdr[5]; /* For DPCD read response header */ + u32 addr; + u8 const nregs = 6; /* Registers 0x202-0x207 */ + int ret; + + if (nlanes != 4 && nlanes != 2 && nlanes != 1) { + DRM_DEV_ERROR(mhdp->dev, "invalid number of lanes: %d\n", + nlanes); + ret = -EINVAL; + goto err_adjust_lt; + } + + payload[0] = nlanes; + payload[1] = (u8)(udelay >> 8); + payload[2] = (u8)udelay; + + payload[3] = lanes_data[0]; + if (nlanes > 1) + payload[4] = lanes_data[1]; + if (nlanes > 2) { + payload[5] = lanes_data[2]; + payload[6] = lanes_data[3]; + } + + ret = cdns_mhdp_mailbox_send(mhdp, MB_MODULE_ID_DP_TX, + DPTX_ADJUST_LT, + sizeof(payload), payload); + if (ret) + goto err_adjust_lt; + + /* Yes, read the DPCD read command response */ + ret = cdns_mhdp_mailbox_validate_receive(mhdp, MB_MODULE_ID_DP_TX, + DPTX_READ_DPCD, + sizeof(hdr) + nregs); + if (ret) + goto err_adjust_lt; + + ret = cdns_mhdp_mailbox_read_receive(mhdp, hdr, sizeof(hdr)); + if (ret) + goto err_adjust_lt; + + addr = (hdr[2] << 24) | (hdr[3] << 8) | hdr[4]; + if (addr != DP_LANE0_1_STATUS) + goto err_adjust_lt; + + ret = cdns_mhdp_mailbox_read_receive(mhdp, dpcd, nregs); + +err_adjust_lt: + if (ret) + DRM_DEV_ERROR(mhdp->dev, "Failed to adjust Link Training.\n"); + + return ret; +} +EXPORT_SYMBOL(cdns_mhdp_adjust_lt); diff --git a/drivers/gpu/drm/bridge/cdns-mhdp.c b/drivers/gpu/drm/bridge/cdns-mhdp.c new file mode 100644 index 000000000000..a3bbc0e809a5 --- /dev/null +++ b/drivers/gpu/drm/bridge/cdns-mhdp.c @@ -0,0 +1,1304 @@ +// SPDX-License-Identifier: GPL v2 +/* + * Cadence MHDP DP bridge driver. + * + * Copyright: 2018 Cadence Design Systems, Inc. + * + * Author: Quentin Schulz + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include +#include +#include +#include +#include +#include +#include + +#include + + +#define DEBUG_MSG + +#define FW_NAME "cadence/mhdp8546.bin" + +#define CDNS_APB_CFG 0x00000 +#define CDNS_APB_CTRL (CDNS_APB_CFG + 0x00) +#define CDNS_MAILBOX_FULL (CDNS_APB_CFG + 0x08) +#define CDNS_MAILBOX_EMPTY (CDNS_APB_CFG + 0x0c) +#define CDNS_MAILBOX_TX_DATA (CDNS_APB_CFG + 0x10) +#define CDNS_MAILBOX_RX_DATA (CDNS_APB_CFG + 0x14) +#define CDNS_KEEP_ALIVE (CDNS_APB_CFG + 0x18) +#define CDNS_KEEP_ALIVE_MASK GENMASK(7, 0) + +#define CDNS_SW_CLK_L (CDNS_APB_CFG + 0x3c) +#define CDNS_SW_CLK_H (CDNS_APB_CFG + 0x40) +#define CDNS_SW_EVENT0 (CDNS_APB_CFG + 0x44) +#define CDNS_DPTX_HPD BIT(0) + +#define CDNS_SW_EVENT1 (CDNS_APB_CFG + 0x48) +#define CDNS_SW_EVENT2 (CDNS_APB_CFG + 0x4c) +#define CDNS_SW_EVENT3 (CDNS_APB_CFG + 0x50) + +#define CDNS_DPTX_CAR (CDNS_APB_CFG + 0x904) +#define CDNS_VIF_CLK_EN BIT(0) +#define CDNS_VIF_CLK_RSTN BIT(1) + +#define CDNS_SOURCE_VIDEO_INTERFACE 0x00b00 +#define CDNS_BND_HSYNC2VSYNC (CDNS_SOURCE_VIDEO_INTERFACE + \ + 0x00) +#define CDNS_IP_DTCT_WIN GENMASK(11, 0) +#define CDNS_IP_DET_INTERLACE_FORMAT BIT(12) +#define CDNS_IP_BYPASS_V_INTERFACE BIT(13) + +#define CDNS_HSYNC2VSYNC_POL_CTRL (CDNS_SOURCE_VIDEO_INTERFACE + \ + 0x10) +#define CDNS_H2V_HSYNC_POL_ACTIVE_LOW BIT(1) +#define CDNS_H2V_VSYNC_POL_ACTIVE_LOW BIT(2) + +#define CDNS_DPTX_PHY_CONFIG 0x02000 +#define CDNS_PHY_TRAINING_EN BIT(0) +#define CDNS_PHY_TRAINING_TYPE(x) (((x) & GENMASK(3, 0)) << 1) +#define CDNS_PHY_SCRAMBLER_BYPASS BIT(5) +#define CDNS_PHY_ENCODER_BYPASS BIT(6) +#define CDNS_PHY_SKEW_BYPASS BIT(7) +#define CDNS_PHY_TRAINING_AUTO BIT(8) +#define CDNS_PHY_LANE0_SKEW(x) (((x) & GENMASK(2, 0)) << 9) +#define CDNS_PHY_LANE1_SKEW(x) (((x) & GENMASK(2, 0)) << 12) +#define CDNS_PHY_LANE2_SKEW(x) (((x) & GENMASK(2, 0)) << 15) +#define CDNS_PHY_LANE3_SKEW(x) (((x) & GENMASK(2, 0)) << 18) +#define CDNS_PHY_COMMON_CONFIG (CDNS_PHY_LANE1_SKEW(1) | \ + CDNS_PHY_LANE2_SKEW(2) | \ + CDNS_PHY_LANE3_SKEW(3)) +#define CDNS_PHY_10BIT_EN BIT(21) + +#define CDNS_DPTX_FRAMER 0x02200 +#define CDNS_DP_FRAMER_GLOBAL_CONFIG (CDNS_DPTX_FRAMER + 0x00) +#define CDNS_DP_NUM_LANES(x) (x - 1) +#define CDNS_DP_FRAMER_EN BIT(3) +#define CDNS_DP_RATE_GOVERNOR_EN BIT(4) +#define CDNS_DP_NO_VIDEO_MODE BIT(5) +#define CDNS_DP_DISABLE_PHY_RST BIT(6) +#define CDNS_DP_WR_FAILING_EDGE_VSYNC BIT(7) + +#define CDNS_DP_SW_RESET (CDNS_DPTX_FRAMER + 0x04) +#define CDNS_DP_FRAMER_TU (CDNS_DPTX_FRAMER + 0x08) +#define CDNS_DP_FRAMER_TU_SIZE(x) (((x) & GENMASK(6, 0)) << 8) +#define CDNS_DP_FRAMER_TU_VS(x) ((x) & GENMASK(5, 0)) +#define CDNS_DP_FRAMER_TU_CNT_RST_EN BIT(15) + +#define CDNS_DPTX_STREAM 0x03000 +#define CDNS_DP_MSA_HORIZONTAL_0 (CDNS_DPTX_STREAM + 0x00) +#define CDNS_DP_MSAH0_H_TOTAL(x) (x) +#define CDNS_DP_MSAH0_HSYNC_START(x) ((x) << 16) + +#define CDNS_DP_MSA_HORIZONTAL_1 (CDNS_DPTX_STREAM + 0x04) +#define CDNS_DP_MSAH1_HSYNC_WIDTH(x) (x) +#define CDNS_DP_MSAH1_HSYNC_POL_LOW BIT(15) +#define CDNS_DP_MSAH1_HDISP_WIDTH(x) ((x) << 16) + +#define CDNS_DP_MSA_VERTICAL_0 (CDNS_DPTX_STREAM + 0x08) +#define CDNS_DP_MSAV0_V_TOTAL(x) (x) +#define CDNS_DP_MSAV0_VSYNC_START(x) ((x) << 16) + +#define CDNS_DP_MSA_VERTICAL_1 (CDNS_DPTX_STREAM + 0x0c) +#define CDNS_DP_MSAV1_VSYNC_WIDTH(x) (x) +#define CDNS_DP_MSAV1_VSYNC_POL_LOW BIT(15) +#define CDNS_DP_MSAV1_VDISP_WIDTH(x) ((x) << 16) + +#define CDNS_DP_MSA_MISC (CDNS_DPTX_STREAM + 0x10) +#define CDNS_DP_STREAM_CONFIG (CDNS_DPTX_STREAM + 0x14) +#define CDNS_DP_RATE_GOVERNOR_STATUS (CDNS_DPTX_STREAM + 0x2c) +#define CDNS_DP_RG_TU_VS_DIFF(x) ((x) << 8) + +#define CDNS_DP_HORIZONTAL (CDNS_DPTX_STREAM + 0x30) +#define CDNS_DP_H_HSYNC_WIDTH(x) (x) +#define CDNS_DP_H_H_TOTAL(x) ((x) << 16) + +#define CDNS_DP_VERTICAL_0 (CDNS_DPTX_STREAM + 0x34) +#define CDNS_DP_V0_VHEIGHT(x) (x) +#define CDNS_DP_V0_VSTART(x) ((x) << 16) + +#define CDNS_DP_VERTICAL_1 (CDNS_DPTX_STREAM + 0x38) +#define CDNS_DP_V1_VTOTAL(x) (x) +#define CDNS_DP_V1_VTOTAL_EVEN BIT(16) + +#define CDNS_DP_FRAMER_PXL_REPR (CDNS_DPTX_STREAM + 0x4c) +#define CDNS_DP_FRAMER_6_BPC BIT(0) +#define CDNS_DP_FRAMER_8_BPC BIT(1) +#define CDNS_DP_FRAMER_10_BPC BIT(2) +#define CDNS_DP_FRAMER_12_BPC BIT(3) +#define CDNS_DP_FRAMER_16_BPC BIT(4) +#define CDNS_DP_FRAMER_PXL_FORMAT 0x8 +#define CDNS_DP_FRAMER_RGB BIT(0) +#define CDNS_DP_FRAMER_YCBCR444 BIT(1) +#define CDNS_DP_FRAMER_YCBCR422 BIT(2) +#define CDNS_DP_FRAMER_YCBCR420 BIT(3) +#define CDNS_DP_FRAMER_Y_ONLY BIT(4) + +#define CDNS_DP_FRAMER_SP (CDNS_DPTX_STREAM + 0x10) +#define CDNS_DP_FRAMER_VSYNC_POL_LOW BIT(0) +#define CDNS_DP_FRAMER_HSYNC_POL_LOW BIT(1) +#define CDNS_DP_FRAMER_INTERLACE BIT(2) + +#define CDNS_DP_LINE_THRESH (CDNS_DPTX_STREAM + 0x64) +#define CDNS_DP_VB_ID (CDNS_DPTX_STREAM + 0x68) +#define CDNS_DP_VB_ID_INTERLACED BIT(2) + +#define CDNS_DP_FRONT_BACK_PORCH (CDNS_DPTX_STREAM + 0x78) +#define CDNS_DP_BACK_PORCH(x) (x) +#define CDNS_DP_FRONT_PORCH(x) ((x) << 16) + +#define CDNS_DP_BYTE_COUNT (CDNS_DPTX_STREAM + 0x7c) + +#define CDNS_DPTX_GLOBAL 0x02300 +#define CDNS_DP_LANE_EN (CDNS_DPTX_GLOBAL + 0x00) +#define CDNS_DP_LANE_EN_LANES(x) GENMASK(x - 1, 0) +#define CDNS_DP_ENHNCD (CDNS_DPTX_GLOBAL + 0x04) + +#define CDNS_MHDP_IMEM 0x10000 +#define CDNS_MHDP_DMEM 0x20000 + +#define CDNS_DP_TRAINING_PATTERN_4 0x7 + +/* 3min delay because of EDID mb being VERY slow */ +/* FIXME: should be >615000 when upstreaming */ +#define CDNS_TIMEOUT_MAILBOX (1000 * 1000 * 60 * 3) + +/* FIXME: Should be 2000 */ +#define CDNS_KEEP_ALIVE_TIMEOUT 40000 +#define CDNS_SW_EVENT0_TIMEOUT 40000 + +static const struct of_device_id mhdp_ids[] = { + { .compatible = "cdns,mhdp8546", }, + { /* sentinel */ } +}; +MODULE_DEVICE_TABLE(of, mhdp_ids); + +#define CDNS_LANE_1 BIT(0) +#define CDNS_LANE_2 BIT(1) +#define CDNS_LANE_4 BIT(2) +#define CDNS_SSC BIT(3) +#define CDNS_SCRAMBLER BIT(4) + +#define CDNS_VOLT_SWING(x) ((x) & GENMASK(1, 0)) +#define CDNS_FORCE_VOLT_SWING BIT(2) + +#define CDNS_PRE_EMPHASIS(x) ((x) & GENMASK(1, 0)) +#define CDNS_FORCE_PRE_EMPHASIS BIT(2) + +#define CDNS_SUPPORT_TPS(x) BIT((x) - 1) + +#define CDNS_FAST_LINK_TRAINING BIT(0) + +#define CDNS_LANE_MAPPING_TYPE_C_LANE_0(x) ((x) & GENMASK(1, 0)) +#define CDNS_LANE_MAPPING_TYPE_C_LANE_1(x) ((x) & GENMASK(3, 2)) +#define CDNS_LANE_MAPPING_TYPE_C_LANE_2(x) ((x) & GENMASK(5, 4)) +#define CDNS_LANE_MAPPING_TYPE_C_LANE_3(x) ((x) & GENMASK(7, 6)) +#define CDNS_LANE_MAPPING_NORMAL 0xe4 +#define CDNS_LANE_MAPPING_FLIPPED 0x1b + +#define CDNS_DP_MAX_NUM_LANES 4 +#define CDNS_DP_TEST_VSC_SDP (1 << 6) /* 1.3+ */ +#define CDNS_DP_TEST_COLOR_FORMAT_RAW_Y_ONLY (1 << 7) + +static inline struct cdns_mhdp_device *connector_to_mhdp( + struct drm_connector *conn) +{ + return container_of(conn, struct cdns_mhdp_device, connector); +} + +static inline struct cdns_mhdp_device *bridge_to_mhdp( + struct drm_bridge *bridge) +{ + return container_of(bridge, struct cdns_mhdp_device, bridge); +} + +static unsigned int max_link_rate(struct cdns_mhdp_host host, + struct cdns_mhdp_sink sink) +{ + return min(host.link_rate, sink.link_rate); +} + +static u8 eq_training_pattern_supported(struct cdns_mhdp_host host, + struct cdns_mhdp_sink sink) +{ + return fls(host.pattern_supp & sink.pattern_supp); +} + +static ssize_t mhdp_transfer(struct drm_dp_aux *aux, + struct drm_dp_aux_msg *msg) +{ + struct cdns_mhdp_device *mhdp = dev_get_drvdata(aux->dev); + int ret; + + if (msg->request != DP_AUX_NATIVE_WRITE && + msg->request != DP_AUX_NATIVE_READ) + return -ENOTSUPP; + + if (msg->request == DP_AUX_NATIVE_WRITE) { + int i; + + for (i = 0; i < msg->size; ++i) { + ret = cdns_mhdp_dpcd_write(mhdp, + msg->address + i, + *((u8 *)msg->buffer + i)); + if (!ret) + continue; + + DRM_DEV_ERROR(mhdp->dev, "Failed to write DPCD\n"); + + return i; + } + } else { + ret = cdns_mhdp_dpcd_read(mhdp, msg->address, + msg->buffer, msg->size); + if (ret) { + DRM_DEV_ERROR(mhdp->dev, "Failed to read DPCD\n"); + return 0; + } + } + + return msg->size; +} + +static int cdns_mhdp_get_modes(struct drm_connector *connector) +{ + struct cdns_mhdp_device *mhdp = connector_to_mhdp(connector); + struct edid *edid; + int num_modes; + + edid = drm_do_get_edid(connector, cdns_mhdp_get_edid_block, mhdp); + + drm_connector_update_edid_property(connector, edid); + + num_modes = drm_add_edid_modes(connector, edid); + + return num_modes; +} + +static const struct drm_connector_helper_funcs cdns_mhdp_conn_helper_funcs = { + .get_modes = cdns_mhdp_get_modes, +}; + +static enum drm_connector_status cdns_mhdp_detect(struct drm_connector *conn, + bool force) +{ + struct cdns_mhdp_device *mhdp = connector_to_mhdp(conn); + enum drm_connector_status status = connector_status_disconnected; + int ret; + + ret = cdns_mhdp_get_hpd_status(mhdp); + if (ret > 0) + status = connector_status_connected; + else if (ret < 0) + dev_err(mhdp->dev, "Failed to obtain HPD state\n"); + + return status; +} + +static const struct drm_connector_funcs cdns_mhdp_conn_funcs = { + .fill_modes = drm_helper_probe_single_connector_modes, + .atomic_duplicate_state = drm_atomic_helper_connector_duplicate_state, + .atomic_destroy_state = drm_atomic_helper_connector_destroy_state, + .reset = drm_atomic_helper_connector_reset, + .destroy = drm_connector_cleanup, + .dpms = drm_helper_connector_dpms, + .detect = cdns_mhdp_detect, +}; + +static int cdns_mhdp_attach(struct drm_bridge *bridge) +{ + struct cdns_mhdp_device *mhdp = bridge_to_mhdp(bridge); + struct drm_connector *conn = &mhdp->connector; + int ret; + + conn->polled = DRM_CONNECTOR_POLL_CONNECT | + DRM_CONNECTOR_POLL_DISCONNECT; + + ret = drm_connector_init(bridge->dev, conn, &cdns_mhdp_conn_funcs, + DRM_MODE_CONNECTOR_DisplayPort); + if (ret) { + dev_err(mhdp->dev, "failed to init connector\n"); + return ret; + } + + drm_connector_helper_add(conn, &cdns_mhdp_conn_helper_funcs); + + ret = drm_connector_attach_encoder(conn, bridge->encoder); + if (ret) { + dev_err(mhdp->dev, "failed to attach connector to encoder\n"); + return ret; + } + + return 0; +} + +enum pixel_format { + PIXEL_FORMAT_RGB = 1, + PIXEL_FORMAT_YCBCR_444 = 2, + PIXEL_FORMAT_YCBCR_422 = 4, + PIXEL_FORMAT_YCBCR_420 = 8, + PIXEL_FORMAT_Y_ONLY = 16, +}; + +static void mhdp_link_training_init(struct cdns_mhdp_device *mhdp) +{ + u32 reg32; + + drm_dp_dpcd_writeb(&mhdp->aux, DP_TRAINING_PATTERN_SET, + DP_TRAINING_PATTERN_DISABLE); + + /* Reset PHY configuration */ + reg32 = CDNS_PHY_COMMON_CONFIG | CDNS_PHY_TRAINING_TYPE(1); + if (!(mhdp->host.lanes_cnt & CDNS_SCRAMBLER)) + reg32 |= CDNS_PHY_SCRAMBLER_BYPASS; + + cdns_mhdp_reg_write(mhdp, CDNS_DPTX_PHY_CONFIG, reg32); + + cdns_mhdp_reg_write(mhdp, CDNS_DP_ENHNCD, + mhdp->sink.enhanced & mhdp->host.enhanced); + + cdns_mhdp_reg_write(mhdp, CDNS_DP_LANE_EN, + CDNS_DP_LANE_EN_LANES(mhdp->link.num_lanes)); + + drm_dp_link_configure(&mhdp->aux, &mhdp->link); + + cdns_mhdp_reg_write(mhdp, CDNS_DPTX_PHY_CONFIG, + CDNS_PHY_COMMON_CONFIG | + CDNS_PHY_TRAINING_EN | + CDNS_PHY_TRAINING_TYPE(1) | + CDNS_PHY_SCRAMBLER_BYPASS); + + drm_dp_dpcd_writeb(&mhdp->aux, DP_TRAINING_PATTERN_SET, + DP_TRAINING_PATTERN_1 | DP_LINK_SCRAMBLING_DISABLE); +} + +static void mhdp_get_adjust_train(struct cdns_mhdp_device *mhdp, + u8 link_status[DP_LINK_STATUS_SIZE], + u8 lanes_data[CDNS_DP_MAX_NUM_LANES]) +{ + unsigned int i; + u8 adjust, max_pre_emphasis, max_volt_swing; + + max_pre_emphasis = CDNS_PRE_EMPHASIS(mhdp->host.pre_emphasis) + << DP_TRAIN_PRE_EMPHASIS_SHIFT; + max_volt_swing = CDNS_VOLT_SWING(mhdp->host.volt_swing); + + for (i = 0; i < mhdp->link.num_lanes; i++) { + adjust = drm_dp_get_adjust_request_voltage(link_status, i); + lanes_data[i] = min_t(u8, adjust, max_volt_swing); + if (lanes_data[i] != adjust) + lanes_data[i] |= DP_TRAIN_MAX_SWING_REACHED; + + adjust = drm_dp_get_adjust_request_pre_emphasis(link_status, i); + lanes_data[i] |= min_t(u8, adjust, max_pre_emphasis); + if ((lanes_data[i] >> DP_TRAIN_PRE_EMPHASIS_SHIFT) != adjust) + lanes_data[i] |= DP_TRAIN_MAX_PRE_EMPHASIS_REACHED; + } +} + +static void mhdp_set_adjust_request_voltage( + u8 link_status[DP_LINK_STATUS_SIZE], int lane, u8 volt) +{ + int i = DP_ADJUST_REQUEST_LANE0_1 + (lane >> 1); + int s = ((lane & 1) ? + DP_ADJUST_VOLTAGE_SWING_LANE1_SHIFT : + DP_ADJUST_VOLTAGE_SWING_LANE0_SHIFT); + int idx = i - DP_LANE0_1_STATUS; + + link_status[idx] &= ~(DP_ADJUST_VOLTAGE_SWING_LANE0_MASK << s); + link_status[idx] |= volt << s; +} + +static void mhdp_set_adjust_request_pre_emphasis( + u8 link_status[DP_LINK_STATUS_SIZE], int lane, u8 pre_emphasis) +{ + int i = DP_ADJUST_REQUEST_LANE0_1 + (lane >> 1); + int s = ((lane & 1) ? + DP_ADJUST_PRE_EMPHASIS_LANE1_SHIFT : + DP_ADJUST_PRE_EMPHASIS_LANE0_SHIFT); + int idx = i - DP_LANE0_1_STATUS; + + link_status[idx] &= ~(DP_ADJUST_PRE_EMPHASIS_LANE0_MASK << s); + link_status[idx] |= pre_emphasis << s; +} + +static void mhdp_adjust_requested_eq(struct cdns_mhdp_device *mhdp, + u8 link_status[DP_LINK_STATUS_SIZE]) +{ + unsigned int i; + u8 pre, volt, max_pre = CDNS_VOLT_SWING(mhdp->host.volt_swing), + max_volt = CDNS_PRE_EMPHASIS(mhdp->host.pre_emphasis); + + for (i = 0; i < mhdp->link.num_lanes; i++) { + volt = drm_dp_get_adjust_request_voltage(link_status, i); + pre = drm_dp_get_adjust_request_pre_emphasis(link_status, i); + if (volt + pre > 3) + mhdp_set_adjust_request_voltage(link_status, i, + 3 - pre); + if (mhdp->host.volt_swing & CDNS_FORCE_VOLT_SWING) + mhdp_set_adjust_request_voltage(link_status, i, + max_volt); + if (mhdp->host.pre_emphasis & CDNS_FORCE_PRE_EMPHASIS) + mhdp_set_adjust_request_pre_emphasis(link_status, i, + max_pre); + } +} + +static bool mhdp_link_training_channel_eq(struct cdns_mhdp_device *mhdp, + u8 eq_tps, + unsigned int training_interval) +{ + u8 lanes_data[CDNS_DP_MAX_NUM_LANES], fail_counter_short = 0; + u8 dpcd[DP_LINK_STATUS_SIZE]; + u32 reg32; + + dev_dbg(mhdp->dev, "Link training - Starting EQ phase\n"); + + /* Enable link training TPS[eq_tps] in PHY */ + reg32 = CDNS_PHY_COMMON_CONFIG | CDNS_PHY_TRAINING_EN | + CDNS_PHY_TRAINING_TYPE(eq_tps); + if (eq_tps != 4) + reg32 |= CDNS_PHY_SCRAMBLER_BYPASS; + cdns_mhdp_reg_write(mhdp, CDNS_DPTX_PHY_CONFIG, reg32); + + drm_dp_dpcd_writeb(&mhdp->aux, DP_TRAINING_PATTERN_SET, + (eq_tps != 4) ? eq_tps | DP_LINK_SCRAMBLING_DISABLE : + CDNS_DP_TRAINING_PATTERN_4); + + drm_dp_dpcd_read_link_status(&mhdp->aux, dpcd); + + do { + mhdp_get_adjust_train(mhdp, dpcd, lanes_data); + + cdns_mhdp_adjust_lt(mhdp, mhdp->link.num_lanes, + training_interval, lanes_data, dpcd); + + if (!drm_dp_clock_recovery_ok(dpcd, mhdp->link.num_lanes)) + goto err; + + if (drm_dp_channel_eq_ok(dpcd, mhdp->link.num_lanes)) { + dev_dbg(mhdp->dev, + "Link training: EQ phase succeeded\n"); + return true; + } + + fail_counter_short++; + + mhdp_adjust_requested_eq(mhdp, dpcd); + } while (fail_counter_short < 5); + +err: + dev_dbg(mhdp->dev, + "Link training - EQ phase failed for %d lanes and %d rate\n", + mhdp->link.num_lanes, mhdp->link.rate); + + return false; +} + +static void mhdp_adjust_requested_cr(struct cdns_mhdp_device *mhdp, + u8 link_status[DP_LINK_STATUS_SIZE], + u8 *req_volt, u8 *req_pre) +{ + unsigned int i, max_volt = CDNS_VOLT_SWING(mhdp->host.volt_swing), + max_pre = CDNS_PRE_EMPHASIS(mhdp->host.pre_emphasis); + + for (i = 0; i < mhdp->link.num_lanes; i++) { + if (mhdp->host.volt_swing & CDNS_FORCE_VOLT_SWING) + mhdp_set_adjust_request_voltage(link_status, i, + max_volt); + else + mhdp_set_adjust_request_voltage(link_status, i, + req_volt[i]); + + if (mhdp->host.pre_emphasis & CDNS_FORCE_PRE_EMPHASIS) + mhdp_set_adjust_request_pre_emphasis(link_status, i, + max_pre); + else + mhdp_set_adjust_request_pre_emphasis(link_status, i, + req_pre[i]); + } +} + +static void mhdp_validate_cr(struct cdns_mhdp_device *mhdp, bool *cr_done, + bool *same_before_adjust, bool *max_swing_reached, + u8 before_cr[DP_LINK_STATUS_SIZE], + u8 after_cr[DP_LINK_STATUS_SIZE], u8 *req_volt, + u8 *req_pre) +{ + unsigned int i; + u8 tmp, max_volt = CDNS_VOLT_SWING(mhdp->host.volt_swing), + max_pre = CDNS_PRE_EMPHASIS(mhdp->host.pre_emphasis); + bool same_pre, same_volt; + + *same_before_adjust = false; + *max_swing_reached = false; + *cr_done = drm_dp_clock_recovery_ok(after_cr, mhdp->link.num_lanes); + + for (i = 0; i < mhdp->link.num_lanes; i++) { + tmp = drm_dp_get_adjust_request_voltage(after_cr, i); + req_volt[i] = min_t(u8, tmp, max_volt); + + tmp = drm_dp_get_adjust_request_pre_emphasis(after_cr, i) >> + DP_TRAIN_PRE_EMPHASIS_SHIFT; + req_pre[i] = min_t(u8, tmp, max_pre); + + same_pre = (before_cr[i] & DP_TRAIN_PRE_EMPHASIS_MASK) == + (req_pre[i] << DP_TRAIN_PRE_EMPHASIS_SHIFT); + same_volt = (before_cr[i] & DP_TRAIN_VOLTAGE_SWING_MASK) == + req_volt[i]; + if (same_pre && same_volt) + *same_before_adjust = true; + + /* 3.1.5.2 in DP Standard v1.4. Table 3-1 */ + if (!*cr_done && req_volt[i] + req_pre[i] >= 3) { + *max_swing_reached = true; + return; + } + } +} + +static bool mhdp_link_training_clock_recovery(struct cdns_mhdp_device *mhdp) +{ + u8 lanes_data[CDNS_DP_MAX_NUM_LANES], fail_counter_short = 0, + fail_counter_cr_long = 0; + u8 dpcd[DP_LINK_STATUS_SIZE]; + bool cr_done; + + dev_dbg(mhdp->dev, "Link training starting CR phase\n"); + + mhdp_link_training_init(mhdp); + + drm_dp_dpcd_read_link_status(&mhdp->aux, dpcd); + + do { + u8 requested_adjust_volt_swing[CDNS_DP_MAX_NUM_LANES] = {}, + requested_adjust_pre_emphasis[CDNS_DP_MAX_NUM_LANES] = {}; + bool same_before_adjust, max_swing_reached; + + mhdp_get_adjust_train(mhdp, dpcd, lanes_data); + + cdns_mhdp_adjust_lt(mhdp, mhdp->link.num_lanes, 100, + lanes_data, dpcd); + + mhdp_validate_cr(mhdp, &cr_done, &same_before_adjust, + &max_swing_reached, lanes_data, dpcd, + requested_adjust_volt_swing, + requested_adjust_pre_emphasis); + + if (max_swing_reached) + goto err; + + if (cr_done) { + dev_dbg(mhdp->dev, + "Link training: CR phase succeeded\n"); + return true; + } + + /* Not all CR_DONE bits set */ + fail_counter_cr_long++; + + if (same_before_adjust) { + fail_counter_short++; + continue; + } + + fail_counter_short = 0; + /* + * Voltage swing/pre-emphasis adjust requested + * during CR phase + */ + mhdp_adjust_requested_cr(mhdp, dpcd, + requested_adjust_volt_swing, + requested_adjust_pre_emphasis); + } while (fail_counter_short < 5 && fail_counter_cr_long < 10); + +err: + dev_dbg(mhdp->dev, + "Link training: CR phase failed for %d lanes and %d rate\n", + mhdp->link.num_lanes, mhdp->link.rate); + + return false; +} + +static void lower_link_rate(struct drm_dp_link *link) +{ + switch (drm_dp_link_rate_to_bw_code(link->rate)) { + case DP_LINK_BW_2_7: + link->rate = drm_dp_bw_code_to_link_rate(DP_LINK_BW_1_62); + break; + case DP_LINK_BW_5_4: + link->rate = drm_dp_bw_code_to_link_rate(DP_LINK_BW_2_7); + break; + case DP_LINK_BW_8_1: + link->rate = drm_dp_bw_code_to_link_rate(DP_LINK_BW_5_4); + break; + } +} + +static int mhdp_link_training(struct cdns_mhdp_device *mhdp, + unsigned int video_mode, + unsigned int training_interval) +{ + u32 reg32; + u8 eq_tps = eq_training_pattern_supported(mhdp->host, mhdp->sink); + + while (1) { + if (!mhdp_link_training_clock_recovery(mhdp)) { + if (drm_dp_link_rate_to_bw_code(mhdp->link.rate) != + DP_LINK_BW_1_62) { + dev_dbg(mhdp->dev, + "Reducing link rate during CR phase\n"); + lower_link_rate(&mhdp->link); + drm_dp_link_configure(&mhdp->aux, &mhdp->link); + + continue; + } else if (mhdp->link.num_lanes > 1) { + dev_dbg(mhdp->dev, + "Reducing lanes number during CR phase\n"); + mhdp->link.num_lanes >>= 1; + mhdp->link.rate = max_link_rate(mhdp->host, + mhdp->sink); + drm_dp_link_configure(&mhdp->aux, &mhdp->link); + + continue; + } + + dev_dbg(mhdp->dev, + "Link training failed during CR phase\n"); + goto err; + } + + if (mhdp_link_training_channel_eq(mhdp, eq_tps, + training_interval)) + break; + + if (mhdp->link.num_lanes > 1) { + dev_dbg(mhdp->dev, + "Reducing lanes number during EQ phase\n"); + mhdp->link.num_lanes >>= 1; + drm_dp_link_configure(&mhdp->aux, &mhdp->link); + + continue; + } else if (drm_dp_link_rate_to_bw_code(mhdp->link.rate) != + DP_LINK_BW_1_62) { + dev_dbg(mhdp->dev, + "Reducing link rate during EQ phase\n"); + lower_link_rate(&mhdp->link); + drm_dp_link_configure(&mhdp->aux, &mhdp->link); + + continue; + } + + dev_dbg(mhdp->dev, "Link training failed during EQ phase\n"); + goto err; + } + + dev_dbg(mhdp->dev, "Link training successful\n"); + + drm_dp_dpcd_writeb(&mhdp->aux, DP_TRAINING_PATTERN_SET, + (mhdp->host.lanes_cnt & CDNS_SCRAMBLER) ? 0 : + DP_LINK_SCRAMBLING_DISABLE); + + /* SW reset DPTX framer */ + cdns_mhdp_reg_write(mhdp, CDNS_DP_SW_RESET, 1); + cdns_mhdp_reg_write(mhdp, CDNS_DP_SW_RESET, 0); + + /* Enable framer */ + /* FIXME: update when MST supported, BIT(2) */ + cdns_mhdp_reg_write(mhdp, CDNS_DP_FRAMER_GLOBAL_CONFIG, + CDNS_DP_FRAMER_EN | + CDNS_DP_NUM_LANES(mhdp->link.num_lanes) | + CDNS_DP_DISABLE_PHY_RST | + CDNS_DP_WR_FAILING_EDGE_VSYNC | + (!video_mode ? CDNS_DP_NO_VIDEO_MODE : 0)); + + /* Reset PHY config */ + reg32 = CDNS_PHY_COMMON_CONFIG | CDNS_PHY_TRAINING_TYPE(1); + if (!(mhdp->host.lanes_cnt & CDNS_SCRAMBLER)) + reg32 |= CDNS_PHY_SCRAMBLER_BYPASS; + cdns_mhdp_reg_write(mhdp, CDNS_DPTX_PHY_CONFIG, reg32); + + return 0; +err: + /* Reset PHY config */ + reg32 = CDNS_PHY_COMMON_CONFIG | CDNS_PHY_TRAINING_TYPE(1); + if (!(mhdp->host.lanes_cnt & CDNS_SCRAMBLER)) + reg32 |= CDNS_PHY_SCRAMBLER_BYPASS; + cdns_mhdp_reg_write(mhdp, CDNS_DPTX_PHY_CONFIG, reg32); + + drm_dp_dpcd_writeb(&mhdp->aux, DP_TRAINING_PATTERN_SET, + DP_TRAINING_PATTERN_DISABLE); + + return -EIO; +} + +static void cdns_mhdp_disable(struct drm_bridge *bridge) +{ + struct cdns_mhdp_device *mhdp = bridge_to_mhdp(bridge); + + cdns_mhdp_set_video_status(mhdp, 0); + + drm_dp_link_power_down(&mhdp->aux, &mhdp->link); +} + +static void cdns_mhdp_enable(struct drm_bridge *bridge) +{ + struct cdns_mhdp_device *mhdp = bridge_to_mhdp(bridge); + struct drm_display_mode *mode; + struct drm_display_info *disp_info = &mhdp->connector.display_info; + enum pixel_format pxlfmt; + int pxlclock; + unsigned int rate, tu_size = 30, vs, vs_f, bpp, required_bandwidth, + available_bandwidth, dp_framer_sp = 0, msa_horizontal_1, + msa_vertical_1, bnd_hsync2vsync, hsync2vsync_pol_ctrl, + misc0 = 0, misc1 = 0, line_thresh = 0, pxl_repr, + front_porch, back_porch, msa_h0, msa_v0, hsync, vsync, + dp_vertical_1, line_thresh1, line_thresh2; + u32 resp; + + unsigned int size = DP_RECEIVER_CAP_SIZE, dp_framer_global_config, + video_mode, training_interval_us; + u8 reg0[size], reg8, amp[2]; + + mode = &bridge->encoder->crtc->state->adjusted_mode; + pxlclock = mode->crtc_clock; + + /* + * Upon power-on reset/device disconnection: [2:0] bits should be 0b001 + * and [7:5] bits 0b000. + */ + drm_dp_dpcd_writeb(&mhdp->aux, DP_SET_POWER, 1); + + drm_dp_link_probe(&mhdp->aux, &mhdp->link); + + dev_dbg(mhdp->dev, "Set sink device power state via DPCD\n"); + drm_dp_link_power_up(&mhdp->aux, &mhdp->link); + /* FIXME (CDNS): do we have to wait for 100ms before going on? */ + mdelay(100); + + mhdp->sink.link_rate = mhdp->link.rate; + mhdp->sink.lanes_cnt = mhdp->link.num_lanes; + mhdp->sink.enhanced = !!(mhdp->link.capabilities & + DP_LINK_CAP_ENHANCED_FRAMING); + + drm_dp_dpcd_read(&mhdp->aux, DP_DPCD_REV, reg0, size); + + mhdp->sink.pattern_supp = CDNS_SUPPORT_TPS(1) | CDNS_SUPPORT_TPS(2); + if (drm_dp_tps3_supported(reg0)) + mhdp->sink.pattern_supp |= CDNS_SUPPORT_TPS(3); + if (drm_dp_tps4_supported(reg0)) + mhdp->sink.pattern_supp |= CDNS_SUPPORT_TPS(4); + + mhdp->sink.fast_link = !!(reg0[DP_MAX_DOWNSPREAD] & + DP_NO_AUX_HANDSHAKE_LINK_TRAINING); + + mhdp->link.rate = max_link_rate(mhdp->host, mhdp->sink); + mhdp->link.num_lanes = min_t(u8, mhdp->sink.lanes_cnt, + mhdp->host.lanes_cnt & GENMASK(2, 0)); + + reg8 = reg0[DP_TRAINING_AUX_RD_INTERVAL] & + DP_TRAINING_AUX_RD_MASK; + switch (reg8) { + case 0: + training_interval_us = 400; + break; + case 1: + case 2: + case 3: + case 4: + training_interval_us = 4000 << (reg8 - 1); + break; + default: + dev_err(mhdp->dev, + "wrong training interval returned by DPCD: %d\n", reg8); + return; + } + + cdns_mhdp_reg_read(mhdp, CDNS_DP_FRAMER_GLOBAL_CONFIG, &resp); + + dp_framer_global_config = be32_to_cpu(resp); + + video_mode = !(dp_framer_global_config & CDNS_DP_NO_VIDEO_MODE); + + if (dp_framer_global_config & CDNS_DP_FRAMER_EN) + cdns_mhdp_reg_write(mhdp, CDNS_DP_FRAMER_GLOBAL_CONFIG, + dp_framer_global_config & + ~CDNS_DP_FRAMER_EN); + + /* Spread AMP if required, enable 8b/10b coding */ + amp[0] = (mhdp->host.lanes_cnt & CDNS_SSC) ? DP_SPREAD_AMP_0_5 : 0; + amp[1] = DP_SET_ANSI_8B10B; + drm_dp_dpcd_write(&mhdp->aux, DP_DOWNSPREAD_CTRL, amp, 2); + + if (mhdp->host.fast_link & mhdp->sink.fast_link) { + /* FIXME: implement fastlink */ + dev_dbg(mhdp->dev, "fastlink\n"); + } else { + if (mhdp_link_training(mhdp, video_mode, + training_interval_us)) { + dev_err(mhdp->dev, "Link training failed. Exiting.\n"); + return; + } + } + + rate = mhdp->link.rate / 1000; + + /* FIXME: what about Y_ONLY? how is it handled in the kernel? */ + if (disp_info->color_formats & DRM_COLOR_FORMAT_YCRCB444) + pxlfmt = PIXEL_FORMAT_YCBCR_444; + else if (disp_info->color_formats & DRM_COLOR_FORMAT_YCRCB422) + pxlfmt = PIXEL_FORMAT_YCBCR_422; + else if (disp_info->color_formats & DRM_COLOR_FORMAT_YCRCB420) + pxlfmt = PIXEL_FORMAT_YCBCR_420; + else + pxlfmt = PIXEL_FORMAT_RGB; + + /* if YCBCR supported and stream not SD, use ITU709 */ + /* FIXME: handle ITU version with YCBCR420 when supported */ + if ((pxlfmt == PIXEL_FORMAT_YCBCR_444 || + pxlfmt == PIXEL_FORMAT_YCBCR_422) && mode->crtc_vdisplay >= 720) + misc0 = DP_YCBCR_COEFFICIENTS_ITU709; + + switch (pxlfmt) { + case PIXEL_FORMAT_RGB: + bpp = disp_info->bpc * 3; + pxl_repr = CDNS_DP_FRAMER_RGB << CDNS_DP_FRAMER_PXL_FORMAT; + misc0 |= DP_COLOR_FORMAT_RGB; + break; + case PIXEL_FORMAT_YCBCR_444: + bpp = disp_info->bpc * 3; + pxl_repr = CDNS_DP_FRAMER_YCBCR444 << CDNS_DP_FRAMER_PXL_FORMAT; + misc0 |= DP_COLOR_FORMAT_YCbCr444 | DP_TEST_DYNAMIC_RANGE_CEA; + break; + case PIXEL_FORMAT_YCBCR_422: + bpp = disp_info->bpc * 2; + pxl_repr = CDNS_DP_FRAMER_YCBCR422 << CDNS_DP_FRAMER_PXL_FORMAT; + misc0 |= DP_COLOR_FORMAT_YCbCr422 | DP_TEST_DYNAMIC_RANGE_CEA; + break; + case PIXEL_FORMAT_YCBCR_420: + bpp = disp_info->bpc * 3 / 2; + pxl_repr = CDNS_DP_FRAMER_YCBCR420 << CDNS_DP_FRAMER_PXL_FORMAT; + break; + default: + bpp = disp_info->bpc; + pxl_repr = CDNS_DP_FRAMER_Y_ONLY << CDNS_DP_FRAMER_PXL_FORMAT; + } + + switch (disp_info->bpc) { + case 6: + misc0 |= DP_TEST_BIT_DEPTH_6; + pxl_repr |= CDNS_DP_FRAMER_6_BPC; + break; + case 8: + misc0 |= DP_TEST_BIT_DEPTH_8; + pxl_repr |= CDNS_DP_FRAMER_8_BPC; + break; + case 10: + misc0 |= DP_TEST_BIT_DEPTH_10; + pxl_repr |= CDNS_DP_FRAMER_10_BPC; + break; + case 12: + misc0 |= DP_TEST_BIT_DEPTH_12; + pxl_repr |= CDNS_DP_FRAMER_12_BPC; + break; + case 16: + misc0 |= DP_TEST_BIT_DEPTH_16; + pxl_repr |= CDNS_DP_FRAMER_16_BPC; + break; + } + + /* find optimal tu_size */ + required_bandwidth = pxlclock * bpp / 8; + available_bandwidth = mhdp->link.num_lanes * rate; + do { + tu_size += 2; + + vs_f = tu_size * required_bandwidth / available_bandwidth; + vs = vs_f / 1000; + vs_f = vs_f % 1000; + /* + * FIXME (CDNS): downspreading? + * It's unused is what I've been told. + */ + } while ((vs == 1 || ((vs_f > 850 || vs_f < 100) && vs_f != 0) || + tu_size - vs < 2) && tu_size < 64); + + if (vs > 64) + return; + + bnd_hsync2vsync = CDNS_IP_BYPASS_V_INTERFACE; + if (mode->flags & DRM_MODE_FLAG_INTERLACE) + bnd_hsync2vsync |= CDNS_IP_DET_INTERLACE_FORMAT; + + cdns_mhdp_reg_write(mhdp, CDNS_BND_HSYNC2VSYNC, bnd_hsync2vsync); + + if (mode->flags & DRM_MODE_FLAG_INTERLACE && + mode->flags & DRM_MODE_FLAG_PHSYNC) + hsync2vsync_pol_ctrl = CDNS_H2V_HSYNC_POL_ACTIVE_LOW | + CDNS_H2V_VSYNC_POL_ACTIVE_LOW; + else + hsync2vsync_pol_ctrl = 0; + + cdns_mhdp_reg_write(mhdp, CDNS_HSYNC2VSYNC_POL_CTRL, + hsync2vsync_pol_ctrl); + + cdns_mhdp_reg_write(mhdp, CDNS_DP_FRAMER_TU, + CDNS_DP_FRAMER_TU_VS(vs) | + CDNS_DP_FRAMER_TU_SIZE(tu_size) | + CDNS_DP_FRAMER_TU_CNT_RST_EN); + + cdns_mhdp_reg_write(mhdp, CDNS_DP_FRAMER_PXL_REPR, pxl_repr); + + if (mode->flags & DRM_MODE_FLAG_INTERLACE) + dp_framer_sp |= CDNS_DP_FRAMER_INTERLACE; + if (mode->flags & DRM_MODE_FLAG_NHSYNC) + dp_framer_sp |= CDNS_DP_FRAMER_HSYNC_POL_LOW; + if (mode->flags & DRM_MODE_FLAG_NVSYNC) + dp_framer_sp |= CDNS_DP_FRAMER_VSYNC_POL_LOW; + cdns_mhdp_reg_write(mhdp, CDNS_DP_FRAMER_SP, dp_framer_sp); + + front_porch = mode->crtc_hsync_start - mode->crtc_hdisplay; + back_porch = mode->crtc_htotal - mode->crtc_hsync_end; + cdns_mhdp_reg_write(mhdp, CDNS_DP_FRONT_BACK_PORCH, + CDNS_DP_FRONT_PORCH(front_porch) | + CDNS_DP_BACK_PORCH(back_porch)); + + cdns_mhdp_reg_write(mhdp, CDNS_DP_BYTE_COUNT, + mode->crtc_hdisplay * bpp / 8); + + msa_h0 = mode->crtc_htotal - mode->crtc_hsync_start; + cdns_mhdp_reg_write(mhdp, CDNS_DP_MSA_HORIZONTAL_0, + CDNS_DP_MSAH0_H_TOTAL(mode->crtc_htotal) | + CDNS_DP_MSAH0_HSYNC_START(msa_h0)); + + hsync = mode->crtc_hsync_end - mode->crtc_hsync_start; + msa_horizontal_1 = CDNS_DP_MSAH1_HSYNC_WIDTH(hsync) | + CDNS_DP_MSAH1_HDISP_WIDTH(mode->crtc_hdisplay); + if (mode->flags & DRM_MODE_FLAG_NHSYNC) + msa_horizontal_1 |= CDNS_DP_MSAH1_HSYNC_POL_LOW; + cdns_mhdp_reg_write(mhdp, CDNS_DP_MSA_HORIZONTAL_1, + msa_horizontal_1); + + msa_v0 = mode->crtc_vtotal - mode->crtc_vsync_start; + cdns_mhdp_reg_write(mhdp, CDNS_DP_MSA_VERTICAL_0, + CDNS_DP_MSAV0_V_TOTAL(mode->crtc_vtotal) | + CDNS_DP_MSAV0_VSYNC_START(msa_v0)); + + vsync = mode->crtc_vsync_end - mode->crtc_vsync_start; + msa_vertical_1 = CDNS_DP_MSAV1_VSYNC_WIDTH(vsync) | + CDNS_DP_MSAV1_VDISP_WIDTH(mode->crtc_vdisplay); + if (mode->flags & DRM_MODE_FLAG_NVSYNC) + msa_vertical_1 |= CDNS_DP_MSAV1_VSYNC_POL_LOW; + cdns_mhdp_reg_write(mhdp, CDNS_DP_MSA_VERTICAL_1, msa_vertical_1); + + if ((mode->flags & DRM_MODE_FLAG_INTERLACE) && + mode->crtc_vtotal % 2 == 0) + misc1 = DP_TEST_INTERLACED; + if (pxlfmt == PIXEL_FORMAT_Y_ONLY) + misc1 |= CDNS_DP_TEST_COLOR_FORMAT_RAW_Y_ONLY; + /* FIXME: use VSC SDP for Y420 */ + /* FIXME: (CDNS) no code for Y420 in bare metal test */ + if (pxlfmt == PIXEL_FORMAT_YCBCR_420) + misc1 = CDNS_DP_TEST_VSC_SDP; + + cdns_mhdp_reg_write(mhdp, CDNS_DP_MSA_MISC, misc0 | (misc1 << 8)); + + /* FIXME: to be changed if MST mode */ + cdns_mhdp_reg_write(mhdp, CDNS_DP_STREAM_CONFIG, 1); + + cdns_mhdp_reg_write(mhdp, CDNS_DP_HORIZONTAL, + CDNS_DP_H_HSYNC_WIDTH(hsync) | + CDNS_DP_H_H_TOTAL(mode->crtc_hdisplay)); + + cdns_mhdp_reg_write(mhdp, CDNS_DP_VERTICAL_0, + CDNS_DP_V0_VHEIGHT(mode->crtc_vdisplay) | + CDNS_DP_V0_VSTART(msa_v0)); + + dp_vertical_1 = CDNS_DP_V1_VTOTAL(mode->crtc_vtotal); + if ((mode->flags & DRM_MODE_FLAG_INTERLACE) && + mode->crtc_vtotal % 2 == 0) + dp_vertical_1 |= CDNS_DP_V1_VTOTAL_EVEN; + + cdns_mhdp_reg_write(mhdp, CDNS_DP_VERTICAL_1, dp_vertical_1); + + cdns_mhdp_reg_write_bit(mhdp, CDNS_DP_VB_ID, 2, 1, + (mode->flags & DRM_MODE_FLAG_INTERLACE) ? + CDNS_DP_VB_ID_INTERLACED : 0); + + line_thresh1 = ((vs + 1) << 5) * 8 / bpp; + line_thresh2 = (pxlclock << 5) / 1000 / rate * (vs + 1) - (1 << 5); + line_thresh = line_thresh1 - line_thresh2 / mhdp->link.num_lanes; + line_thresh = (line_thresh >> 5) + 2; + cdns_mhdp_reg_write(mhdp, CDNS_DP_LINE_THRESH, + line_thresh & GENMASK(5, 0)); + + cdns_mhdp_reg_write(mhdp, CDNS_DP_RATE_GOVERNOR_STATUS, + CDNS_DP_RG_TU_VS_DIFF((tu_size - vs > 3) ? + 0 : tu_size - vs)); + + cdns_mhdp_set_video_status(mhdp, 1); +} + +static const struct drm_bridge_funcs cdns_mhdp_bridge_funcs = { + .enable = cdns_mhdp_enable, + .disable = cdns_mhdp_disable, + .attach = cdns_mhdp_attach, +}; + +static int load_firmware(struct cdns_mhdp_device *mhdp, const char *name, + unsigned int addr) +{ + const struct firmware *fw; + int ret; + + ret = request_firmware(&fw, name, mhdp->dev); + if (ret) { + dev_err(mhdp->dev, "failed to load firmware (%s), ret: %d\n", + name, ret); + return ret; + } + + memcpy_toio(mhdp->regs + addr, fw->data, fw->size); + + release_firmware(fw); + + return 0; +} + +static int cdns_mhdp_audio_hw_params(struct device *dev, void *data, + struct hdmi_codec_daifmt *daifmt, + struct hdmi_codec_params *params) +{ + struct cdns_mhdp_device *mhdp = dev_get_drvdata(dev); + struct audio_info audio = { + .sample_width = params->sample_width, + .sample_rate = params->sample_rate, + .channels = params->channels, + }; + int ret; + + if (daifmt->fmt != HDMI_I2S) { + DRM_DEV_ERROR(dev, "Invalid format %d\n", daifmt->fmt); + return -EINVAL; + } + + audio.format = AFMT_I2S; + + ret = cdns_mhdp_audio_config(mhdp, &audio); + if (!ret) + mhdp->audio_info = audio; + + return 0; +} + +static void cdns_mhdp_audio_shutdown(struct device *dev, void *data) +{ + struct cdns_mhdp_device *mhdp = dev_get_drvdata(dev); + int ret; + + ret = cdns_mhdp_audio_stop(mhdp, &mhdp->audio_info); + if (!ret) + mhdp->audio_info.format = AFMT_UNUSED; +} + +static int cdns_mhdp_audio_digital_mute(struct device *dev, void *data, + bool enable) +{ + struct cdns_mhdp_device *mhdp = dev_get_drvdata(dev); + + return cdns_mhdp_audio_mute(mhdp, enable); +} + +static int cdns_mhdp_audio_get_eld(struct device *dev, void *data, + u8 *buf, size_t len) +{ + struct cdns_mhdp_device *mhdp = dev_get_drvdata(dev); + + memcpy(buf, mhdp->connector.eld, + min(sizeof(mhdp->connector.eld), len)); + + return 0; +} + +static const struct hdmi_codec_ops audio_codec_ops = { + .hw_params = cdns_mhdp_audio_hw_params, + .audio_shutdown = cdns_mhdp_audio_shutdown, + .digital_mute = cdns_mhdp_audio_digital_mute, + .get_eld = cdns_mhdp_audio_get_eld, +}; + +static int mhdp_probe(struct platform_device *pdev) +{ + struct resource *regs; + struct cdns_mhdp_device *mhdp; + struct clk *clk; + int ret; + unsigned int reg; + unsigned long rate; + u32 resp; + + struct hdmi_codec_pdata codec_data = { + .i2s = 1, + .max_i2s_channels = 8, + .ops = &audio_codec_ops, + }; + + mhdp = devm_kzalloc(&pdev->dev, sizeof(struct cdns_mhdp_device), + GFP_KERNEL); + if (!mhdp) + return -ENOMEM; + + clk = devm_clk_get(&pdev->dev, NULL); + if (IS_ERR(clk)) { + dev_err(&pdev->dev, "couldn't get clk: %ld\n", PTR_ERR(clk)); + return PTR_ERR(clk); + } + + mhdp->dev = &pdev->dev; + dev_set_drvdata(&pdev->dev, mhdp); + + drm_dp_aux_init(&mhdp->aux); + mhdp->aux.dev = &pdev->dev; + mhdp->aux.transfer = mhdp_transfer; + + regs = platform_get_resource(pdev, IORESOURCE_MEM, 0); + mhdp->regs = devm_ioremap_resource(&pdev->dev, regs); + if (IS_ERR(mhdp->regs)) + return PTR_ERR(mhdp->regs); + + platform_set_drvdata(pdev, mhdp); + + ret = load_firmware(mhdp, FW_NAME, CDNS_MHDP_IMEM); + if (ret) + return ret; + + rate = clk_get_rate(clk); + writel(rate % 1000000, mhdp->regs + CDNS_SW_CLK_L); + writel(rate / 1000000, mhdp->regs + CDNS_SW_CLK_H); + + /* Leave debug mode */ + writel(0, mhdp->regs + CDNS_APB_CTRL); + + /* + * Wait for the KEEP_ALIVE "message" on the first 8 bits. + * Updated each sched "tick" (~2ms) + */ + ret = readl_poll_timeout(mhdp->regs + CDNS_KEEP_ALIVE, reg, + reg & CDNS_KEEP_ALIVE_MASK, 500, + CDNS_KEEP_ALIVE_TIMEOUT); + if (ret) { + dev_err(&pdev->dev, + "device didn't give any life sign: reg %d\n", reg); + return -EIO; + } + + /* + * FIXME (CDNS): how are the characteristics/features of the host + * defined? Will they be always hardcoded? + */ + /* FIXME: link rate 2.7; num_lanes = 2, */ + /* FIXME: read capabilities from PHY */ + mhdp->host.link_rate = drm_dp_bw_code_to_link_rate(DP_LINK_BW_5_4); + mhdp->host.lanes_cnt = CDNS_LANE_4 | CDNS_SCRAMBLER; + mhdp->host.volt_swing = CDNS_VOLT_SWING(3); + mhdp->host.pre_emphasis = CDNS_PRE_EMPHASIS(2); + mhdp->host.pattern_supp = CDNS_SUPPORT_TPS(1) | + CDNS_SUPPORT_TPS(2) | CDNS_SUPPORT_TPS(3) | + CDNS_SUPPORT_TPS(4); + mhdp->host.fast_link = 0; + mhdp->host.lane_mapping = CDNS_LANE_MAPPING_FLIPPED; + mhdp->host.enhanced = true; + + mhdp->bridge.of_node = pdev->dev.of_node; + mhdp->bridge.funcs = &cdns_mhdp_bridge_funcs; + + /* Init events to 0 as it's not cleared by FW at boot but on read */ + readl(mhdp->regs + CDNS_SW_EVENT0); + readl(mhdp->regs + CDNS_SW_EVENT1); + readl(mhdp->regs + CDNS_SW_EVENT2); + readl(mhdp->regs + CDNS_SW_EVENT3); + + /* Activate uCPU */ + ret = cdns_mhdp_set_firmware_active(mhdp, true); + if (ret) { + dev_err(mhdp->dev, "Failed to activate DP\n"); + return ret; + } + + mhdp->audio_pdev = platform_device_register_data( + mhdp->dev, HDMI_CODEC_DRV_NAME, PLATFORM_DEVID_AUTO, + &codec_data, sizeof(codec_data)); + + /* Enable VIF clock for stream 0 */ + cdns_mhdp_reg_read(mhdp, CDNS_DPTX_CAR, &resp); + cdns_mhdp_reg_write(mhdp, CDNS_DPTX_CAR, + resp | CDNS_VIF_CLK_EN | CDNS_VIF_CLK_RSTN); + + /* Loop over HDP change */ + /* + * FIXME: does not work when put in mhdp_bridge_enable. + * Where should we put it? + */ + /* Is it still needed with use of mb message HPD STATUS? */ + ret = readl_poll_timeout(mhdp->regs + CDNS_SW_EVENT0, reg, + reg & CDNS_DPTX_HPD, 500, + CDNS_SW_EVENT0_TIMEOUT); + if (ret) { + dev_err(mhdp->dev, "no HPD received %d\n", reg); + return -ENODEV; + } + + drm_bridge_add(&mhdp->bridge); + + return 0; +} + +MODULE_FIRMWARE(FW_NAME); + +static int mhdp_remove(struct platform_device *pdev) +{ + struct cdns_mhdp_device *mhdp = dev_get_drvdata(&pdev->dev); + int ret; + + platform_device_unregister(mhdp->audio_pdev); + + drm_bridge_remove(&mhdp->bridge); + + ret = cdns_mhdp_set_firmware_active(mhdp, false); + if (ret) { + dev_err(mhdp->dev, "Failed to de-activate DP\n"); + return ret; + } + + /* FIXME: check for missing functions */ + + return 0; +} + +static struct platform_driver mhdp_driver = { + .driver = { + .name = "cdns-mhdp", + .of_match_table = of_match_ptr(mhdp_ids), + }, + .probe = mhdp_probe, + .remove = mhdp_remove, +}; +module_platform_driver(mhdp_driver); + +MODULE_AUTHOR("Quentin Schulz "); +MODULE_DESCRIPTION("Cadence MHDP DP bridge driver"); +MODULE_LICENSE("GPL"); +MODULE_ALIAS("platform:cdns-mhdp"); diff --git a/drivers/gpu/drm/rockchip/Kconfig b/drivers/gpu/drm/rockchip/Kconfig index 26438d45732b..bd6454b590a2 100644 --- a/drivers/gpu/drm/rockchip/Kconfig +++ b/drivers/gpu/drm/rockchip/Kconfig @@ -28,7 +28,9 @@ config ROCKCHIP_ANALOGIX_DP config ROCKCHIP_CDN_DP bool "Rockchip cdn DP" - depends on EXTCON=y || (EXTCON=m && DRM_ROCKCHIP=m) + depends on DRM_ROCKCHIP + select EXTCON + select DRM_CDNS_MHDP help This selects support for Rockchip SoC specific extensions for the cdn DP driver. If you want to enable Dp on diff --git a/drivers/gpu/drm/rockchip/Makefile b/drivers/gpu/drm/rockchip/Makefile index 868263ff0302..c908a4fb8a47 100644 --- a/drivers/gpu/drm/rockchip/Makefile +++ b/drivers/gpu/drm/rockchip/Makefile @@ -9,7 +9,7 @@ rockchipdrm-y := rockchip_drm_drv.o rockchip_drm_fb.o \ rockchipdrm-$(CONFIG_DRM_FBDEV_EMULATION) += rockchip_drm_fbdev.o rockchipdrm-$(CONFIG_ROCKCHIP_ANALOGIX_DP) += analogix_dp-rockchip.o -rockchipdrm-$(CONFIG_ROCKCHIP_CDN_DP) += cdn-dp-core.o cdn-dp-reg.o +rockchipdrm-$(CONFIG_ROCKCHIP_CDN_DP) += cdn-dp-core.o rockchipdrm-$(CONFIG_ROCKCHIP_DW_HDMI) += dw_hdmi-rockchip.o rockchipdrm-$(CONFIG_ROCKCHIP_DW_MIPI_DSI) += dw-mipi-dsi.o rockchipdrm-$(CONFIG_ROCKCHIP_INNO_HDMI) += inno_hdmi.o diff --git a/drivers/gpu/drm/rockchip/cdn-dp-core.c b/drivers/gpu/drm/rockchip/cdn-dp-core.c index bf7e206326f0..343f381e3440 100644 --- a/drivers/gpu/drm/rockchip/cdn-dp-core.c +++ b/drivers/gpu/drm/rockchip/cdn-dp-core.c @@ -816,7 +816,7 @@ static int cdn_dp_audio_hw_params(struct device *dev, void *data, ret = cdns_mhdp_audio_config(&dp->mhdp, &audio); if (!ret) - dp->audio_info = audio; + dp->mhdp.audio_info = audio; out: mutex_unlock(&dp->lock); @@ -832,9 +832,9 @@ static void cdn_dp_audio_shutdown(struct device *dev, void *data) if (!dp->active) goto out; - ret = cdns_mhdp_audio_stop(&dp->mhdp, &dp->audio_info); + ret = cdns_mhdp_audio_stop(&dp->mhdp, &dp->mhdp.audio_info); if (!ret) - dp->audio_info.format = AFMT_UNUSED; + dp->mhdp.audio_info.format = AFMT_UNUSED; out: mutex_unlock(&dp->lock); } @@ -886,11 +886,11 @@ static int cdn_dp_audio_codec_init(struct cdn_dp_device *dp, .max_i2s_channels = 8, }; - dp->audio_pdev = platform_device_register_data( - dev, HDMI_CODEC_DRV_NAME, PLATFORM_DEVID_AUTO, - &codec_data, sizeof(codec_data)); + dp->mhdp.audio_pdev = platform_device_register_data( + dev, HDMI_CODEC_DRV_NAME, PLATFORM_DEVID_AUTO, + &codec_data, sizeof(codec_data)); - return PTR_ERR_OR_ZERO(dp->audio_pdev); + return PTR_ERR_OR_ZERO(dp->mhdp.audio_pdev); } static int cdn_dp_request_firmware(struct cdn_dp_device *dp) @@ -1217,7 +1217,7 @@ static int cdn_dp_remove(struct platform_device *pdev) { struct cdn_dp_device *dp = platform_get_drvdata(pdev); - platform_device_unregister(dp->audio_pdev); + platform_device_unregister(dp->mhdp.audio_pdev); cdn_dp_suspend(dp->mhdp.dev); component_del(&pdev->dev, &cdn_dp_component_ops); diff --git a/drivers/gpu/drm/rockchip/cdn-dp-core.h b/drivers/gpu/drm/rockchip/cdn-dp-core.h index bad65c2fe610..a086dad31287 100644 --- a/drivers/gpu/drm/rockchip/cdn-dp-core.h +++ b/drivers/gpu/drm/rockchip/cdn-dp-core.h @@ -19,8 +19,9 @@ #include #include #include +#include + #include "rockchip_drm_drv.h" -#include "cdn-dp-reg.h" #define MAX_PHY 2 @@ -45,7 +46,6 @@ struct cdn_dp_device { struct cdns_mhdp_device mhdp; struct drm_device *drm_dev; struct drm_encoder encoder; - struct platform_device *audio_pdev; struct work_struct event_work; struct edid *edid; @@ -64,7 +64,6 @@ struct cdn_dp_device { struct reset_control *dptx_rst; struct reset_control *apb_rst; struct reset_control *core_rst; - struct audio_info audio_info; struct cdn_dp_port *port[MAX_PHY]; u8 ports; u8 lanes; diff --git a/drivers/gpu/drm/rockchip/cdn-dp-reg.h b/include/drm/bridge/cdns-mhdp-common.h similarity index 95% rename from drivers/gpu/drm/rockchip/cdn-dp-reg.h rename to include/drm/bridge/cdns-mhdp-common.h index 3cb40d719515..c5a5c4fa7fc4 100644 --- a/drivers/gpu/drm/rockchip/cdn-dp-reg.h +++ b/include/drm/bridge/cdns-mhdp-common.h @@ -12,10 +12,13 @@ * GNU General Public License for more details. */ -#ifndef _CDN_DP_REG_H -#define _CDN_DP_REG_H +#ifndef CDNS_MHDP_COMMON_H_ +#define CDNS_MHDP_COMMON_H_ #include +#include +#include +#include #define ADDR_IMEM 0x10000 #define ADDR_DMEM 0x20000 @@ -327,6 +330,7 @@ #define GENERAL_TEST_ECHO 0x02 #define GENERAL_BUS_SETTINGS 0x03 #define GENERAL_TEST_ACCESS 0x04 +#define GENERAL_REGISTER_READ 0x07 #define DPTX_SET_POWER_MNG 0x00 #define DPTX_SET_HOST_CAPABILITIES 0x01 @@ -346,6 +350,7 @@ #define DPTX_SET_LINK_BREAK_POINT 0x0f #define DPTX_FORCE_LANES 0x10 #define DPTX_HPD_STATE 0x11 +#define DPTX_ADJUST_LT 0x12 #define FW_STANDBY 0 #define FW_ACTIVE 1 @@ -517,6 +522,9 @@ struct cdns_mhdp_device { struct clk *spdif_clk; struct reset_control *spdif_rst; + struct platform_device *audio_pdev; + struct audio_info audio_info; + struct drm_dp_aux aux; struct cdns_mhdp_host host; struct cdns_mhdp_sink sink; @@ -551,4 +559,11 @@ int cdns_mhdp_audio_stop(struct cdns_mhdp_device *mhdp, int cdns_mhdp_audio_mute(struct cdns_mhdp_device *mhdp, bool enable); int cdns_mhdp_audio_config(struct cdns_mhdp_device *mhdp, struct audio_info *audio); -#endif /* _CDN_DP_REG_H */ +int cdns_mhdp_reg_read(struct cdns_mhdp_device *mhdp, u32 addr, u32 *value); +int cdns_mhdp_reg_write(struct cdns_mhdp_device *mhdp, u16 addr, u32 val); +int cdns_mhdp_reg_write_bit(struct cdns_mhdp_device *mhdp, u16 addr, + u8 start_bit, u8 bits_no, u32 val); +int cdns_mhdp_adjust_lt(struct cdns_mhdp_device *mhdp, u8 nlanes, + u16 udelay, u8 *lanes_data, + u8 *dpcd); +#endif /* CDNS_MHDP_COMMON_H_ */