From patchwork Mon May 22 12:48:40 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shaokun Zhang X-Patchwork-Id: 100294 Delivered-To: patch@linaro.org Received: by 10.182.142.97 with SMTP id rv1csp1367527obb; Mon, 22 May 2017 05:18:40 -0700 (PDT) X-Received: by 10.99.95.143 with SMTP id t137mr24900890pgb.127.1495455520653; Mon, 22 May 2017 05:18:40 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1495455520; cv=none; d=google.com; s=arc-20160816; b=DG5E7fZTXGDPouvFK88/zJLD/e5DyonJOeyWuvRBnN2L7WahUWB5H2QbZJCTkm+hXH XYynqhnA2F63zUBU54vClSM8svnaFRkH1XKhzP2ByK3RorxZKUgjHS+oygjeGgWoJp9E i7dQt5bKLtD5UEA5AK0Sf5zF5PuOEOR/UNLbO2u0SO7omCWG6NikTU34uE3uICOXW/nP nTj0IDe8zz9vS10rzaw0tJPkJLiKaLfptVqjeu/4flnFFu3Czb0QhSitsSca+58YkHm3 kSJ/bjdcqe8rNJbW1khgATc2ORkXdVakGqcIIOeUH4+n5PXVgGkXFb1pSPaFlYBAqop2 /ovw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=MsbRxeI5yDmXNtKreDJ2i4yeVbfaMFZYyScmTGYeI8w=; b=BZBV9R8v3xnM1cDDKxPWSS5c9dXcanEBoQYrbikjqp+uRvTMKzJtI8HbSS833GeeQk XVIfsKYNyNmv7DOkvwinWtu8cGDKOzC2vSvHacJVmJJnTEvaffQXq7p2ORE4THuu9mDB cGRlveNp0R1YI84SGOxefhaahkHaDC1Jq7EeOngOIl6Lo/YmzFCv5UEke3THdQ73sw2W j/bMHiHyFLXTtHDzxjvw4fXJ/qXN+yjPLIwYOjhn3dUNpL1HTW2vAEQ7IzzquuEUAqsl 2k5cptvsWcwvdzVTf+P4e9meiHonsPt14rlfd0jQ5F1rETof6Ga9DWQDzif9UBpD1ZET ewkw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w8si14630604pls.225.2017.05.22.05.18.40; Mon, 22 May 2017 05:18:40 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1759603AbdEVMSY (ORCPT + 7 others); Mon, 22 May 2017 08:18:24 -0400 Received: from szxga01-in.huawei.com ([45.249.212.187]:6796 "EHLO szxga01-in.huawei.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1759564AbdEVMSN (ORCPT ); Mon, 22 May 2017 08:18:13 -0400 Received: from 172.30.72.54 (EHLO dggeml405-hub.china.huawei.com) ([172.30.72.54]) by dggrg01-dlp.huawei.com (MOS 4.4.6-GA FastPath queued) with ESMTP id APA29875; Mon, 22 May 2017 20:17:41 +0800 (CST) Received: from localhost.localdomain (10.67.212.75) by dggeml405-hub.china.huawei.com (10.3.17.49) with Microsoft SMTP Server id 14.3.301.0; Mon, 22 May 2017 20:17:30 +0800 From: Shaokun Zhang To: , , , , CC: , , , , , , , , , , , , , , Subject: [PATCH v8 9/9] dts: arm64: hip07: Add Hisilicon SoC PMU support Date: Mon, 22 May 2017 20:48:40 +0800 Message-ID: <1495457320-239973-1-git-send-email-zhangshaokun@hisilicon.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 X-Originating-IP: [10.67.212.75] X-CFilter-Loop: Reflected X-Mirapoint-Virus-RAPID-Raw: score=unknown(0), refid=str=0001.0A090206.5922D6E5.005E, ss=1, re=0.000, recu=0.000, reip=0.000, cl=1, cld=1, fgs=0, ip=0.0.0.0, so=2014-11-16 11:51:01, dmn=2013-03-21 17:37:32 X-Mirapoint-Loop-Id: b57b795b45c6bee87aae3428e3caa031 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Anurup M Add nodes for djtag, L3 cache and MN to support uncore events. Signed-off-by: Anurup M Signed-off-by: Shaokun Zhang --- arch/arm64/boot/dts/hisilicon/hip07.dtsi | 87 ++++++++++++++++++++++++++++++++ 1 file changed, 87 insertions(+) -- 1.9.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm64/boot/dts/hisilicon/hip07.dtsi b/arch/arm64/boot/dts/hisilicon/hip07.dtsi index 283d7b5..38bf2e8 100644 --- a/arch/arm64/boot/dts/hisilicon/hip07.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hip07.dtsi @@ -1535,4 +1535,91 @@ status = "disabled"; }; }; + + djtag0: djtag@60010000 { + compatible = "hisilicon,hip07-cpu-djtag-v2"; + reg = <0x0 0x60010000 0x0 0x10000>; + hisilicon,scl-id = <0x03>; + + /* L3 cache bank 0 for socket0 CPU die scl#3 */ + pmul3c0 { + compatible = "hisilicon,hip07-pmu-l3c-v2"; + hisilicon,module-id = <0x01>; + hisilicon,instance-id = <0x01>; + }; + + /* L3 cache bank 1 for socket0 CPU die scl#3 */ + pmul3c1 { + compatible = "hisilicon,hip07-pmu-l3c-v2"; + hisilicon,module-id = <0x02>; + hisilicon,instance-id = <0x01>; + }; + + /* L3 cache bank 2 for socket0 CPU die scl#3 */ + pmul3c2 { + compatible = "hisilicon,hip07-pmu-l3c-v2"; + hisilicon,module-id = <0x03>; + hisilicon,instance-id = <0x01>; + }; + + /* L3 cache bank 3 for socket0 CPU die scl#3 */ + pmul3c3 { + compatible = "hisilicon,hip07-pmu-l3c-v2"; + hisilicon,module-id = <0x04>; + hisilicon,instance-id = <0x01>; + }; + + /* + * Miscellaneous node for socket0 + * CPU die scl#3 + */ + pmumn0 { + compatible = "hisilicon,hip07-pmu-mn-v2"; + hisilicon,module-id = <0x21>; + }; + }; + + djtag1: djtag@40010000 { + compatible = "hisilicon,hip07-cpu-djtag-v2"; + reg = <0x0 0x40010000 0x0 0x10000>; + hisilicon,scl-id = <0x01>; + + /* L3 cache bank 0 for socket0 CPU die scl#1 */ + pmul3c0 { + compatible = "hisilicon,hip07-pmu-l3c-v2"; + hisilicon,module-id = <0x01>; + hisilicon,instance-id = <0x01>; + }; + + /* L3 cache bank 1 for socket0 CPU die scl#1 */ + pmul3c1 { + compatible = "hisilicon,hip07-pmu-l3c-v2"; + hisilicon,module-id = <0x02>; + hisilicon,instance-id = <0x01>; + }; + + /* L3 cache bank 2 for socket0 CPU die scl#1 */ + pmul3c2 { + compatible = "hisilicon,hip07-pmu-l3c-v2"; + hisilicon,module-id = <0x03>; + hisilicon,instance-id = <0x01>; + }; + + /* L3 cache bank 3 for socket0 CPU die scl#1 */ + pmul3c3 { + compatible = "hisilicon,hip07-pmu-l3c-v2"; + hisilicon,module-id = <0x04>; + hisilicon,instance-id = <0x01>; + }; + + /* + * Miscellaneous node for socket0 + * CPU die scl#1 + */ + pmumn1 { + compatible = "hisilicon,hip07-pmu-mn-v2"; + hisilicon,module-id = <0x21>; + }; + }; + };