From patchwork Thu Jul 22 02:44:34 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 483856 Delivered-To: patch@linaro.org Received: by 2002:a02:c94a:0:0:0:0:0 with SMTP id u10csp6763877jao; Wed, 21 Jul 2021 19:46:19 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzALYvaXnSXCnE7QQrnZdTQjoRUn0MVGNr/9wo3veo3ZrSD74OuQxFUAccGcxPW0i6qN1Cd X-Received: by 2002:a5d:88c4:: with SMTP id i4mr29186391iol.210.1626921979751; Wed, 21 Jul 2021 19:46:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1626921979; cv=none; d=google.com; s=arc-20160816; b=gA1xAyLEHgBAwrJilSyH9WPP8qCV8LT3MmO6B/kvCjCjfTM8PpWgl53CpNfocbBcu2 w35vN2W94P2Pw/3atDYAXzR8v/JUnNOTI4stlPY6t+U1yffIQi1hwfp9FuYzyQp5zhAQ yi3+7XuX4peweg5tIym0NM4H2dHQI72S7I0GOPr1ym4+Yb6ZnsstNOSbfFYomvMFBVSo O+R9D89mYfnt7mnayiXCKg/9pQJ4URRR24E+hB226yHN4jsd/8TYvF/EjP82dGIVwBfF iGH0ySaZmTu2NjXkyNAHt0D1gFEqZvpaPw7aJNtnT5txpyIm7tycbKXKXSZFb/I1HW3L 6sKg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=PuEoL0cflmj88ic5E/HBFbgKYO0ZjMr2HcVskHGb4+8=; b=ivlJ7U2ctKFVSmau8j0OWUMz6jh4R4X9jwwdMJIVrug6LZgH6RLGBGJ8bYeS2/NmJn MC1uP1MaGiivE3JXkWILpuwJX6o7A+mWYyr7NrgEVMflkOWAeE8uylcuKnhJnf1CIl7q EGH3KND0RDt4hsMxvUUqDc8YHHmsdZoeDghTP2AkeDj2drIckzvEkgrj/gOE4L4lv0se eRFGLPLrO6Bc3/Aoe7ksxrj1Ii+jsNQdkm04nGNN01heAi8eB2KGDXjFuoB5OKxc2H8S F6kY6tEHDnwYvKuG+OoTbX7nIt+cbWp7+t5a5hR2+jlnsgPfMFyw0szeTeS387KRiaeU MaIQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=gTWxU6v2; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y11si12191650jai.105.2021.07.21.19.46.19; Wed, 21 Jul 2021 19:46:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=gTWxU6v2; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230331AbhGVCFm (ORCPT + 17 others); Wed, 21 Jul 2021 22:05:42 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55250 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230293AbhGVCFm (ORCPT ); Wed, 21 Jul 2021 22:05:42 -0400 Received: from mail-ot1-x32e.google.com (mail-ot1-x32e.google.com [IPv6:2607:f8b0:4864:20::32e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2C710C061575 for ; Wed, 21 Jul 2021 19:46:18 -0700 (PDT) Received: by mail-ot1-x32e.google.com with SMTP id s2-20020a0568301e02b02904ce2c1a843eso3969125otr.13 for ; Wed, 21 Jul 2021 19:46:18 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=PuEoL0cflmj88ic5E/HBFbgKYO0ZjMr2HcVskHGb4+8=; b=gTWxU6v2EWpdjHWSdRsk7wGshB7EBoTxmSV8TDRq2yPSI+1sk7E66j1/hwyjO4OvR1 ERJYkBJc9Dy8API/rXeZ+l4O6oiASLlyq07LRhhazsHoV+RZPzB1EP2osUPlOKuTxtro tsFgityqP73QzS4/Hp56+85gZF9n7sb3eGg9VoHjmF616Yi/u2Bg5wkfZ0cVrwkyb+1+ qRC9l9PhkTMIRd8JVck0BGGsS2UojXzmzZ7pGR8s6EnAUm/4lPqVA69zwov42viY5jbN fO4SlDvt8c6ZkomLyW2cf93psDPozgx8QWP5ynKKkoZpwrY9e7uSlpxofWPei1rnnNsJ u4rA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=PuEoL0cflmj88ic5E/HBFbgKYO0ZjMr2HcVskHGb4+8=; b=gwmFN+v1IPVczc3vyTmyb0qfbxhOZ5bTAtydxscAsLxfwvwaIEvTpvE+PnIP/0a4m6 09l3raEM8BH2i1iMxBze/FEB4vrF501qKbKBL0qfwzMXvl8K1cUu8MV8uw91oBY5eiFQ KvB4ZSNxKQQi10OPaA1PpoK3LI/e608ukANmZAYbvNRbSMMmanDCZoqmByj2hMsXVf/k IoJP952y9P/b/+cw73y6oxuyz92MzDMnJCaJ4tzcmeIsjze7KtxL6LAZ70LFJiSBgiVC PZljSg2id9ygR48BI0HTkE+7Pg97jFypfOuiV0iBr9EYUehrzLuosbaMboCCYLA91JqP cV+g== X-Gm-Message-State: AOAM533znTfTREOHPU0FQbbod61ul6nAFnBTTwylepTPmbpo+0pnCVJy M3JRfnqAGGdFAcWblW/YQlV8tg== X-Received: by 2002:a05:6830:1b6b:: with SMTP id d11mr27389811ote.234.1626921977560; Wed, 21 Jul 2021 19:46:17 -0700 (PDT) Received: from localhost.localdomain (104-57-184-186.lightspeed.austtx.sbcglobal.net. [104.57.184.186]) by smtp.gmail.com with ESMTPSA id x16sm390098ooj.1.2021.07.21.19.46.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 Jul 2021 19:46:17 -0700 (PDT) From: Bjorn Andersson To: Rob Clark , Sean Paul , David Airlie , Daniel Vetter , Kuogee Hsieh Cc: Stephen Boyd , Abhinav Kumar , Tanmay Shah , Chandan Uddaraju , Guenter Roeck , Vara Reddy , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, linux-kernel@vger.kernel.org Subject: [PATCH] drm/msm/dp: Initialize the INTF_CONFIG register Date: Wed, 21 Jul 2021 19:44:34 -0700 Message-Id: <20210722024434.3313167-1-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.29.2 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Some bootloaders set the widebus enable bit in the INTF_CONFIG register, but configuration of widebus isn't yet supported ensure that the register has a known value, with widebus disabled. Fixes: c943b4948b58 ("drm/msm/dp: add displayPort driver support") Signed-off-by: Bjorn Andersson --- drivers/gpu/drm/msm/dp/dp_catalog.c | 1 + 1 file changed, 1 insertion(+) -- 2.29.2 Reviewed-by: Stephen Boyd diff --git a/drivers/gpu/drm/msm/dp/dp_catalog.c b/drivers/gpu/drm/msm/dp/dp_catalog.c index 23458b0ddc37..37cb1102a0ca 100644 --- a/drivers/gpu/drm/msm/dp/dp_catalog.c +++ b/drivers/gpu/drm/msm/dp/dp_catalog.c @@ -747,6 +747,7 @@ int dp_catalog_panel_timing_cfg(struct dp_catalog *dp_catalog) dp_write_link(catalog, REG_DP_HSYNC_VSYNC_WIDTH_POLARITY, dp_catalog->width_blanking); dp_write_link(catalog, REG_DP_ACTIVE_HOR_VER, dp_catalog->dp_active); + dp_write_p0(catalog, MMSS_DP_INTF_CONFIG, 0); return 0; }