From patchwork Fri Jul 20 15:26:32 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 142484 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp3101177ljj; Fri, 20 Jul 2018 08:26:43 -0700 (PDT) X-Google-Smtp-Source: AAOMgpc2YZAbKl1fysYwD5+Ix36t7ApnCZdiJ6hs/jOlnsRTfDsxDY6AGtp1+TUafhbeTVM/GpYM X-Received: by 2002:a65:538e:: with SMTP id x14-v6mr2472968pgq.388.1532100403705; Fri, 20 Jul 2018 08:26:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532100403; cv=none; d=google.com; s=arc-20160816; b=Gp1VjXCIN+J9TKtTNKo/PXt2DlF48hxy8hhA4Qgzzg0rlSOgRU/5M7T4LOyICW+Gg9 pzgPfhmnIcX37gQS3sNv0OYH3HwgTGGFrd50JkldnCcOy5KKEIBT51wN2MeNW5/kATXB EAIjMSwuAbP4mI+zBItQc0yVrVepiRyyd7yhfDn099ZUPIldEtvXVfHD7Dm/ldC3esTF PK+OilEmCoZCCStXOBaLlbQ1OI81R/51EFoxLjlpjgKEc7K2aw7SzFH+tDTLMLVE/Zxf V8qBaQOS9zQ/Xi/ZTynmXlCR1b3dB+g9kS/EJgHsViErJYVMlA49MDCF/5HBIq/ijBuo XpOA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=9pWkYvO82DZ1ByhdduFL5lj1yKvcGUzRP13CjILYgJA=; b=So4AUFgvvDR9oa9PGxeNSw2YE2w9V/B7Czgz2j9grKdSJiLzydvKlAlcAhdBGydQft WOgMlo26AWBBauxRvkQUTLMAJt6xeylmxdTlBQbPtLXw25WkvcfavgR17nLL0BYQ6WbO BnA6325NClIneQU0FckOnPdjVY5XR41ObAo9kcqZkmtvYsP4Yeo64NKytbloyOX5ZBZl 5f/LzmSowFDBif7+bU13K7kBkDqVCxaD9vk/DztWzB9F4IacBWKunXTRwittjXK5gpzn JYrvkzEDN/jTVbKTHtCAFqfcSHyz/D+ZYkWKdTLr1zvRHb2ggLpWVAIHITc8iijl/2ie ImFw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=bkDj+F6w; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l33-v6si2130962pgm.350.2018.07.20.08.26.43; Fri, 20 Jul 2018 08:26:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=bkDj+F6w; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731763AbeGTQP1 (ORCPT + 31 others); Fri, 20 Jul 2018 12:15:27 -0400 Received: from mail-wm0-f65.google.com ([74.125.82.65]:37171 "EHLO mail-wm0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731863AbeGTQP0 (ORCPT ); Fri, 20 Jul 2018 12:15:26 -0400 Received: by mail-wm0-f65.google.com with SMTP id a19-v6so10164560wmb.2 for ; Fri, 20 Jul 2018 08:26:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=9pWkYvO82DZ1ByhdduFL5lj1yKvcGUzRP13CjILYgJA=; b=bkDj+F6w6HNsRRHAUzF/6NHL+MFo2fzoVrGRXYXwXn3itbbqdD6To4o7/ulgGRKmg0 HSC8mBtyxyiTDz1H76AcZpIkwF/QT0m/h8qpOby1MC6/mRwXeUrsNShpOmyR5APnzRdG gCfcFolQ84S1gbMtkHxkC3EuCsWheA7sg3PEa4dBmZbY7J1JWlrzmiTrV5fZTVClEAVq kpQPuKJKemxJCAEUy8wXkdiRsLayk/j7uEEuiSyVYo1rCWvQqviMCNahxyK1M50GKbZj rQAjU7DdR1DZxfsDJpDk3IpevYm9VNS8G7bp07kc1qk1Xdw6fRsox5SuU7pc3asCSyfR Lnig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=9pWkYvO82DZ1ByhdduFL5lj1yKvcGUzRP13CjILYgJA=; b=aam+ryON0obuOE34rsXVF7J4Uuc1MTAKnRRkfMobpIAcFREFh4JXj4qFV9NIz3Ev73 0SZWb56SHYpN70CASUryMNybhLCdJZtqSLJW8WkSouE2CJwHBRgg1zRJWvSJeYX6f6Ra zRgLngc9aVhjKug0Ryj/jx76ZgWKH7xDTVrEy27w2X44CuKH4C2nTpU5F5BE651yOza0 dm/V5vfBTP9z+CvVqUOG25VXRTs2JA/jLRUPxEUwmNodRb9Di4WVv33jm9IJqAvKWGdE t5yLkaA0+o6Z1WKtpEtEADJN7WqY4ksLIm22V+o4OCJfNOekOT4B92QW3+mTHuTV3TJC xvoQ== X-Gm-Message-State: AOUpUlFHeTEDgwXhxflcTX2ojwp7WiEhTfOSJzIGBbWE96rV2ALvchCd o7giOXNw9MoAQzQXJfcqRnKjSA== X-Received: by 2002:a1c:8291:: with SMTP id e139-v6mr1956587wmd.39.1532100397515; Fri, 20 Jul 2018 08:26:37 -0700 (PDT) Received: from boomer.baylibre.local (uluru.liltaz.com. [163.172.81.188]) by smtp.googlemail.com with ESMTPSA id j3-v6sm2910051wrt.70.2018.07.20.08.26.36 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 20 Jul 2018 08:26:36 -0700 (PDT) From: Jerome Brunet To: Philipp Zabel , Kevin Hilman , Carlo Caione Cc: Jerome Brunet , devicetree@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v2 1/2] reset: meson: add dt-bindings for meson-axg audio arb Date: Fri, 20 Jul 2018 17:26:32 +0200 Message-Id: <20180720152633.6227-2-jbrunet@baylibre.com> X-Mailer: git-send-email 2.14.4 In-Reply-To: <20180720152633.6227-1-jbrunet@baylibre.com> References: <20180720152633.6227-1-jbrunet@baylibre.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add dt-bindings for the audio memory arbiter found on Amlogic's A113 based SoCs Reviewed-by: Rob Herring Signed-off-by: Jerome Brunet --- .../bindings/reset/amlogic,meson-axg-audio-arb.txt | 21 +++++++++++++++++++++ .../dt-bindings/reset/amlogic,meson-axg-audio-arb.h | 17 +++++++++++++++++ 2 files changed, 38 insertions(+) create mode 100644 Documentation/devicetree/bindings/reset/amlogic,meson-axg-audio-arb.txt create mode 100644 include/dt-bindings/reset/amlogic,meson-axg-audio-arb.h -- 2.14.4 diff --git a/Documentation/devicetree/bindings/reset/amlogic,meson-axg-audio-arb.txt b/Documentation/devicetree/bindings/reset/amlogic,meson-axg-audio-arb.txt new file mode 100644 index 000000000000..26e542eb96df --- /dev/null +++ b/Documentation/devicetree/bindings/reset/amlogic,meson-axg-audio-arb.txt @@ -0,0 +1,21 @@ +* Amlogic audio memory arbiter controller + +The Amlogic Audio ARB is a simple device which enables or +disables the access of Audio FIFOs to DDR on AXG based SoC. + +Required properties: +- compatible: 'amlogic,meson-axg-audio-arb' +- reg: physical base address of the controller and length of memory + mapped region. +- clocks: phandle to the fifo peripheral clock provided by the audio + clock controller. +- #reset-cells: must be 1. + +Example on the A113 SoC: + +arb: reset-controller@280 { + compatible = "amlogic,meson-axg-audio-arb"; + reg = <0x0 0x280 0x0 0x4>; + #reset-cells = <1>; + clocks = <&clkc_audio AUD_CLKID_DDR_ARB>; +}; diff --git a/include/dt-bindings/reset/amlogic,meson-axg-audio-arb.h b/include/dt-bindings/reset/amlogic,meson-axg-audio-arb.h new file mode 100644 index 000000000000..05c36367875c --- /dev/null +++ b/include/dt-bindings/reset/amlogic,meson-axg-audio-arb.h @@ -0,0 +1,17 @@ +/* SPDX-License-Identifier: (GPL-2.0 OR MIT) + * + * Copyright (c) 2018 Baylibre SAS. + * Author: Jerome Brunet + */ + +#ifndef _DT_BINDINGS_AMLOGIC_MESON_AXG_AUDIO_ARB_H +#define _DT_BINDINGS_AMLOGIC_MESON_AXG_AUDIO_ARB_H + +#define AXG_ARB_TODDR_A 0 +#define AXG_ARB_TODDR_B 1 +#define AXG_ARB_TODDR_C 2 +#define AXG_ARB_FRDDR_A 3 +#define AXG_ARB_FRDDR_B 4 +#define AXG_ARB_FRDDR_C 5 + +#endif /* _DT_BINDINGS_AMLOGIC_MESON_AXG_AUDIO_ARB_H */