From patchwork Fri Jul 13 11:50:06 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Richard Earnshaw \(lists\)" X-Patchwork-Id: 141863 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp702727ljj; Fri, 13 Jul 2018 04:50:28 -0700 (PDT) X-Google-Smtp-Source: AAOMgpemiwxv1biWmNvSZOEqWcg+rcBysteYiHbGLSbz1oYbpwaR7zOgeucwcUmHDJ7o7HGAwa8g X-Received: by 2002:a62:57dc:: with SMTP id i89-v6mr6763098pfj.65.1531482627966; Fri, 13 Jul 2018 04:50:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531482627; cv=none; d=google.com; s=arc-20160816; b=Vokr9/Xd4pb54OHg5v2EnnhpkNfQ6qXnw4X18W6O7iT+nIvdHG+0I1v9tYI4ywpjtU kNQdF8sG/El2X6ZaRfgE7CbUkrxsMl/a9e5csYDgOBjFpyFKsH3C/xODv2MmiB3YXaGk dmP0gx92CkqZT38U6SVIh45nLdqrlUzmbaPs9Ley1Xp4wp7Yh7ldHueJeKGJF0e1UlM7 9/diIy2OfSfHdSK+b+XNb3henU+1/vtkXMVD+8KL/gLyE6El5GzePPbkSmKlTQtZ/9E/ wm9HYt+B6Y6npI4FE14nvCG5f8LRq44To5JBv/kiBRVf27tf/qQXyKMQ2xAC0vF06y2E M0gQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=mime-version:user-agent:date:message-id:openpgp:subject:from:to :delivered-to:sender:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:mailing-list:dkim-signature :domainkey-signature:arc-authentication-results; bh=pzaTEOlMZi4lbeixr794u3I4BQPSzJJSTNoanJFR5Lo=; b=X0SmvAL2gcuOU9QjjfjjSQA4KEX36umY049qEs9/TnOqo+bwicAg1SKftmwuE2yhfy qUxNzMKOoGKczrDgo2XUZl4t21fbXLZZWl4VxbKWlvlNgxKXT4qODPpt4GdbtVnukjWF iyJKx9uXRf0v9dLpTodhLTKkf27uYGfUheH6A6Zrr0eg7GmSMkk0J8Xcx9ZccjBzkaPf womwLDj38ptdIK3PjYBi+PX8iu/9GhrdA6YGS9OEaDECTaJv4HxrgXU8NsXfnVgT+K9p BZq9iDCVKzblWPFGgfYj/x62i8FjVeUDdVdIsWQRlDki91nnMJjaf7YsyInVA3x+fVTn tbBQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gcc.gnu.org header.s=default header.b=tPQ3MkDU; spf=pass (google.com: domain of gcc-patches-return-481489-patch=linaro.org@gcc.gnu.org designates 209.132.180.131 as permitted sender) smtp.mailfrom="gcc-patches-return-481489-patch=linaro.org@gcc.gnu.org" Return-Path: Received: from sourceware.org (server1.sourceware.org. [209.132.180.131]) by mx.google.com with ESMTPS id d34-v6si23602735pld.252.2018.07.13.04.50.27 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 13 Jul 2018 04:50:27 -0700 (PDT) Received-SPF: pass (google.com: domain of gcc-patches-return-481489-patch=linaro.org@gcc.gnu.org designates 209.132.180.131 as permitted sender) client-ip=209.132.180.131; Authentication-Results: mx.google.com; dkim=pass header.i=@gcc.gnu.org header.s=default header.b=tPQ3MkDU; spf=pass (google.com: domain of gcc-patches-return-481489-patch=linaro.org@gcc.gnu.org designates 209.132.180.131 as permitted sender) smtp.mailfrom="gcc-patches-return-481489-patch=linaro.org@gcc.gnu.org" DomainKey-Signature: a=rsa-sha1; c=nofws; d=gcc.gnu.org; h=list-id :list-unsubscribe:list-archive:list-post:list-help:sender:to :from:subject:message-id:date:mime-version:content-type; q=dns; s=default; b=Q9lJ45Vfam7aoYvcuyktCTOvtCnqfsE59haYqwuUZu2/i6SXox 7n2QtOi0GrIYhySF5/K7/LCmue+GTYjME9J31ry3F04Nh2rP0+GRC3S5k32dgHch VhyThjvv7YLlEChdn31jEBdDs62Sdc1pYxnfbEDgiPn1xjuKSWpnQ3lf8= DKIM-Signature: v=1; a=rsa-sha1; c=relaxed; d=gcc.gnu.org; h=list-id :list-unsubscribe:list-archive:list-post:list-help:sender:to :from:subject:message-id:date:mime-version:content-type; s= default; bh=UCk6+HhmcNlX2/mD8j2Xf9l/yh0=; b=tPQ3MkDUXoc5w8IV5Yj4 Uk+DWeG5SF5j5KxCNMXM5XO7SB2UvpuQNl9UGiU22iIs7t78su7fL5IrOVneQJoj TRUM2sJIBmjQeIq3I+n4ZOxvq3+GzkgG/G9ojeFXG1TFzGoiyOtLIBd8iiBypRRX tBX9eq9KgAUj+HZqEGUMLao= Received: (qmail 108131 invoked by alias); 13 Jul 2018 11:50:13 -0000 Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm Precedence: bulk List-Id: List-Unsubscribe: List-Archive: List-Post: List-Help: Sender: gcc-patches-owner@gcc.gnu.org Delivered-To: mailing list gcc-patches@gcc.gnu.org Received: (qmail 108119 invoked by uid 89); 13 Jul 2018 11:50:12 -0000 Authentication-Results: sourceware.org; auth=none X-Spam-SWARE-Status: No, score=-26.9 required=5.0 tests=BAYES_00, GIT_PATCH_0, GIT_PATCH_1, GIT_PATCH_2, GIT_PATCH_3, SPF_PASS autolearn=ham version=3.3.2 spammy=stamp, Architecture, vendors, 9026 X-HELO: foss.arm.com Received: from usa-sjc-mx-foss1.foss.arm.com (HELO foss.arm.com) (217.140.101.70) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with ESMTP; Fri, 13 Jul 2018 11:50:10 +0000 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 8E6AB18A; Fri, 13 Jul 2018 04:50:08 -0700 (PDT) Received: from e120077-lin.cambridge.arm.com (e120077-lin.cambridge.arm.com [10.2.206.23]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id E809E3F318; Fri, 13 Jul 2018 04:50:07 -0700 (PDT) To: gcc-patches From: "Richard Earnshaw (lists)" Subject: arm - Add vendor and CPU id information to arm-cpus.in Openpgp: preference=signencrypt Message-ID: <404d49cf-9673-2b73-6d94-30846ddd5c3e@arm.com> Date: Fri, 13 Jul 2018 12:50:06 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.8.0 MIME-Version: 1.0 This patch moves the vendor and CPU id data from driver-arm.c to the main table of CPU data in arm-cpus.in. It then adds rules to parsecpu.awk to build data tables that can be used by the driver for automatic CPU detection when running natively. This is the last major bit of CPU-specific data that can be usefully moved to the CPU data tables (I don't think it is sensible to move the per-cpu tuning data from its current location). The syntax and parser can support revision ranges, but at present nothing is done with that data: no supported cpu currently needs that capability. * config/arm/driver-arm.c: Include arm-native.h. (host_detect_local_cpu): Use auto-generated data tables. (vendors, arm_cpu_table): Delete. Move part information to ... * config/arm/arm-cpus.in: ... here. * config/arm/parsecpu.awk (gen_native): New function. (vendor, part): New CPU fields. (END): Add support for building the native CPU detection tables. * config/arm/t-arm (arm-native.h): Add build rule. (driver-arm.o): Add dependency on arm-native.h. Tested on both native and cross builds. Installed on trunk. diff --git a/gcc/config/arm/arm-cpus.in b/gcc/config/arm/arm-cpus.in index d6eed2f..d82e95a 100644 --- a/gcc/config/arm/arm-cpus.in +++ b/gcc/config/arm/arm-cpus.in @@ -624,6 +624,8 @@ end arch iwmmxt2 # [option add|remove ]* # [optalias ]* # [costs ] +# [vendor +# [part [minrev [maxrev]]] # end cpu # # If omitted, cname is formed from transforming the cpuname to convert @@ -633,6 +635,14 @@ end arch iwmmxt2 # Each add option must have a distinct feature set and each remove # option must similarly have a distinct feature set. Option aliases can be # added with the optalias statement. +# Vendor, part and revision information is used for native CPU and architecture +# detection. All values must be in hex (lower case) with the leading '0x' +# omitted. For example the cortex-a9 will have vendor 41 and part c09. +# Revision information is used to match a subrange of part +# revisions: minrev <= detected <= maxrev. +# If a minrev or maxrev are omitted then minrev defaults to zero and maxrev +# to infinity. +# Revision information is not implemented yet; no part uses it. # V4 Architecture Processors begin cpu arm8 @@ -878,6 +888,8 @@ begin cpu arm926ej-s architecture armv5tej+fp option nofp remove ALL_FP costs 9e + vendor 41 + part 926 end cpu arm926ej-s begin cpu arm1026ej-s @@ -886,6 +898,8 @@ begin cpu arm1026ej-s architecture armv5tej+fp option nofp remove ALL_FP costs 9e + vendor 41 + part a26 end cpu arm1026ej-s @@ -902,6 +916,8 @@ begin cpu arm1136jf-s tune flags LDSCHED architecture armv6j+fp costs 9e + vendor 41 + part b36 end cpu arm1136jf-s begin cpu arm1176jz-s @@ -916,6 +932,8 @@ begin cpu arm1176jzf-s tune flags LDSCHED architecture armv6kz+fp costs 9e + vendor 41 + part b76 end cpu arm1176jzf-s begin cpu mpcorenovfp @@ -928,6 +946,8 @@ begin cpu mpcore tune flags LDSCHED architecture armv6k+fp costs 9e + vendor 41 + part b02 end cpu mpcore begin cpu arm1156t2-s @@ -942,6 +962,8 @@ begin cpu arm1156t2f-s tune flags LDSCHED architecture armv6t2+fp costs v6t2 + vendor 41 + part b56 end cpu arm1156t2f-s @@ -951,6 +973,8 @@ begin cpu cortex-m1 tune flags LDSCHED architecture armv6s-m costs v6m + vendor 41 + part c21 end cpu cortex-m1 begin cpu cortex-m0 @@ -958,6 +982,8 @@ begin cpu cortex-m0 tune flags LDSCHED architecture armv6s-m costs v6m + vendor 41 + part c20 end cpu cortex-m0 begin cpu cortex-m0plus @@ -1022,6 +1048,8 @@ begin cpu cortex-a5 option nosimd remove ALL_SIMD option nofp remove ALL_FP costs cortex_a5 + vendor 41 + part c05 end cpu cortex-a5 begin cpu cortex-a7 @@ -1031,6 +1059,8 @@ begin cpu cortex-a7 option nosimd remove ALL_SIMD option nofp remove ALL_FP costs cortex_a7 + vendor 41 + part c07 end cpu cortex-a7 begin cpu cortex-a8 @@ -1039,6 +1069,8 @@ begin cpu cortex-a8 architecture armv7-a+simd option nofp remove ALL_FP costs cortex_a8 + vendor 41 + part c08 end cpu cortex-a8 begin cpu cortex-a9 @@ -1048,6 +1080,8 @@ begin cpu cortex-a9 option nosimd remove ALL_SIMD option nofp remove ALL_FP costs cortex_a9 + vendor 41 + part c09 end cpu cortex-a9 begin cpu cortex-a12 @@ -1057,6 +1091,8 @@ begin cpu cortex-a12 architecture armv7ve+simd option nofp remove ALL_FP costs cortex_a12 + vendor 41 + part c0d end cpu cortex-a12 begin cpu cortex-a15 @@ -1065,6 +1101,8 @@ begin cpu cortex-a15 architecture armv7ve+simd option nofp remove ALL_FP costs cortex_a15 + vendor 41 + part c0f end cpu cortex-a15 begin cpu cortex-a17 @@ -1073,6 +1111,8 @@ begin cpu cortex-a17 architecture armv7ve+simd option nofp remove ALL_FP costs cortex_a12 + vendor 41 + part c0e end cpu cortex-a17 begin cpu cortex-r4 @@ -1087,6 +1127,8 @@ begin cpu cortex-r4f tune flags LDSCHED architecture armv7-r+fp costs cortex + vendor 41 + part c14 end cpu cortex-r4f begin cpu cortex-r5 @@ -1096,6 +1138,8 @@ begin cpu cortex-r5 option nofp.dp remove FP_DBL option nofp remove ALL_FP costs cortex + vendor 41 + part c15 end cpu cortex-r5 begin cpu cortex-r7 @@ -1104,6 +1148,8 @@ begin cpu cortex-r7 architecture armv7-r+idiv+fp option nofp remove ALL_FP costs cortex + vendor 41 + part c17 end cpu cortex-r7 begin cpu cortex-r8 @@ -1113,6 +1159,8 @@ begin cpu cortex-r8 architecture armv7-r+idiv+fp option nofp remove ALL_FP costs cortex + vendor 41 + part c18 end cpu cortex-r8 begin cpu cortex-m7 @@ -1131,6 +1179,8 @@ begin cpu cortex-m4 architecture armv7e-m+fp option nofp remove ALL_FP costs v7m + vendor 41 + part c24 end cpu cortex-m4 begin cpu cortex-m3 @@ -1139,6 +1189,8 @@ begin cpu cortex-m3 architecture armv7-m isa quirk_cm3_ldrd costs v7m + vendor 41 + part c23 end cpu cortex-m3 begin cpu marvell-pj4 @@ -1177,6 +1229,8 @@ begin cpu cortex-a32 option crypto add FP_ARMv8 CRYPTO option nofp remove ALL_FP costs cortex_a35 + vendor 41 + part d01 end cpu cortex-a32 begin cpu cortex-a35 @@ -1187,6 +1241,8 @@ begin cpu cortex-a35 option crypto add FP_ARMv8 CRYPTO option nofp remove ALL_FP costs cortex_a35 + vendor 41 + part d04 end cpu cortex-a35 begin cpu cortex-a53 @@ -1196,6 +1252,8 @@ begin cpu cortex-a53 option crypto add FP_ARMv8 CRYPTO option nofp remove ALL_FP costs cortex_a53 + vendor 41 + part d03 end cpu cortex-a53 begin cpu cortex-a57 @@ -1204,6 +1262,8 @@ begin cpu cortex-a57 architecture armv8-a+crc+simd option crypto add FP_ARMv8 CRYPTO costs cortex_a57 + vendor 41 + part d07 end cpu cortex-a57 begin cpu cortex-a72 @@ -1213,6 +1273,8 @@ begin cpu cortex-a72 architecture armv8-a+crc+simd option crypto add FP_ARMv8 CRYPTO costs cortex_a57 + vendor 41 + part d08 end cpu cortex-a72 begin cpu cortex-a73 @@ -1222,6 +1284,8 @@ begin cpu cortex-a73 architecture armv8-a+crc+simd option crypto add FP_ARMv8 CRYPTO costs cortex_a73 + vendor 41 + part d09 end cpu cortex-a73 begin cpu exynos-m1 @@ -1286,6 +1350,8 @@ begin cpu cortex-a55 option crypto add FP_ARMv8 CRYPTO option nofp remove ALL_FP costs cortex_a53 + vendor 41 + part d05 end cpu cortex-a55 begin cpu cortex-a75 @@ -1295,6 +1361,8 @@ begin cpu cortex-a75 architecture armv8.2-a+fp16+dotprod+simd option crypto add FP_ARMv8 CRYPTO costs cortex_a73 + vendor 41 + part d0a end cpu cortex-a75 begin cpu cortex-a76 @@ -1304,6 +1372,8 @@ begin cpu cortex-a76 architecture armv8.2-a+fp16+dotprod+simd option crypto add FP_ARMv8 CRYPTO costs cortex_a57 + vendor 41 + part d0b end cpu cortex-a76 # ARMv8.2 A-profile ARM DynamIQ big.LITTLE implementations @@ -1349,6 +1419,8 @@ begin cpu cortex-r52 architecture armv8-r+crc+simd option nofp.dp remove FP_DBL ALL_SIMD costs cortex + vendor 41 + part d13 end cpu cortex-r52 # FPU entries diff --git a/gcc/config/arm/driver-arm.c b/gcc/config/arm/driver-arm.c index 356a5e6..dab3d4e 100644 --- a/gcc/config/arm/driver-arm.c +++ b/gcc/config/arm/driver-arm.c @@ -25,58 +25,21 @@ along with GCC; see the file COPYING3. If not see #include "tm.h" #include "configargs.h" -struct vendor_cpu { +struct vendor_cpu +{ const char *part_no; const char *arch_name; const char *cpu_name; }; -static struct vendor_cpu arm_cpu_table[] = { - {"0x926", "armv5te", "arm926ej-s"}, - {"0xa26", "armv5te", "arm1026ej-s"}, - {"0xb02", "armv6k", "mpcore"}, - {"0xb36", "armv6j", "arm1136jf-s"}, - {"0xb56", "armv6t2", "arm1156t2f-s"}, - /* armv6kz is the correct spelling for ARMv6KZ but may not be supported in - the version of binutils used. The incorrect spelling is supported in - legacy and current binutils so that is used instead. */ - {"0xb76", "armv6zk", "arm1176jzf-s"}, - {"0xc05", "armv7-a", "cortex-a5"}, - {"0xc07", "armv7ve", "cortex-a7"}, - {"0xc08", "armv7-a", "cortex-a8"}, - {"0xc09", "armv7-a", "cortex-a9"}, - {"0xc0d", "armv7ve", "cortex-a12"}, - {"0xc0e", "armv7ve", "cortex-a17"}, - {"0xc0f", "armv7ve", "cortex-a15"}, - {"0xd01", "armv8-a+crc", "cortex-a32"}, - {"0xd04", "armv8-a+crc", "cortex-a35"}, - {"0xd03", "armv8-a+crc", "cortex-a53"}, - {"0xd07", "armv8-a+crc", "cortex-a57"}, - {"0xd08", "armv8-a+crc", "cortex-a72"}, - {"0xd09", "armv8-a+crc", "cortex-a73"}, - {"0xd05", "armv8.2-a+fp16+dotprod", "cortex-a55"}, - {"0xd0a", "armv8.2-a+fp16+dotprod", "cortex-a75"}, - {"0xd0b", "armv8.2-a+fp16+dotprod", "cortex-a76"}, - {"0xc14", "armv7-r", "cortex-r4"}, - {"0xc15", "armv7-r", "cortex-r5"}, - {"0xc17", "armv7-r", "cortex-r7"}, - {"0xc18", "armv7-r", "cortex-r8"}, - {"0xd13", "armv8-r+crc", "cortex-r52"}, - {"0xc20", "armv6-m", "cortex-m0"}, - {"0xc21", "armv6-m", "cortex-m1"}, - {"0xc23", "armv7-m", "cortex-m3"}, - {"0xc24", "armv7e-m", "cortex-m4"}, - {NULL, NULL, NULL} -}; - -static struct { +struct vendor +{ const char *vendor_no; const struct vendor_cpu *vendor_parts; -} vendors[] = { - {"0x41", arm_cpu_table}, - {NULL, NULL} }; +#include "arm-native.h" + /* This will be called by the spec parser in gcc.c when it sees a %:local_cpu_detect(args) construct. Currently it will be called with either "arch", "cpu" or "tune" as argument depending on if @@ -112,14 +75,14 @@ host_detect_local_cpu (int argc, const char **argv) while (fgets (buf, sizeof (buf), f) != NULL) { - /* Ensure that CPU implementer is ARM (0x41). */ + /* Find the vendor table associated with this implementer. */ if (strncmp (buf, "CPU implementer", sizeof ("CPU implementer") - 1) == 0) { int i; - for (i = 0; vendors[i].vendor_no != NULL; i++) - if (strstr (buf, vendors[i].vendor_no) != NULL) + for (i = 0; vendors_table[i].vendor_no != NULL; i++) + if (strstr (buf, vendors_table[i].vendor_no) != NULL) { - cpu_table = vendors[i].vendor_parts; + cpu_table = vendors_table[i].vendor_parts; break; } } diff --git a/gcc/config/arm/parsecpu.awk b/gcc/config/arm/parsecpu.awk index 4111680..aabe1b0 100644 --- a/gcc/config/arm/parsecpu.awk +++ b/gcc/config/arm/parsecpu.awk @@ -21,6 +21,7 @@ # where is one of: # data: Print the standard 'C' data tables for the CPUs # common-data: Print the 'C' data for shared driver/compiler files +# native: Print the data structures used by the native driver # headers: Print the standard 'C' headers for the CPUs # isa: Generate the arm-isa.h header # md: Print the machine description fragment @@ -391,6 +392,31 @@ function gen_comm_data () { print "};" } +function gen_native () { + boilerplate("C") + + for (vendor in vendor_ids) { + print "static struct vendor_cpu vendor"vendor"_cpu_table[] = {" + ncpus = split (cpu_list, cpus) + + for (n = 1; n <= ncpus; n++) { + if ((cpus[n] in cpu_vendor) && (cpus[n] in cpu_part) \ + && cpu_vendor[cpus[n]] == vendor) { + print " {\"0x"cpu_part[cpus[n]]"\", \""cpu_arch[cpus[n]]"\", \""cpus[n]"\"}," + } + } + print " {NULL, NULL, NULL}" + print "};" + } + + print "\nstatic struct vendor vendors_table[] = {" + for (vendor in vendor_ids) { + print " {\"0x"vendor"\", vendor"vendor"_cpu_table}," + } + print " {NULL, NULL}" + print "};" +} + function gen_md () { boilerplate("md") @@ -726,6 +752,23 @@ BEGIN { parse_ok = 1 } +/^[ ]*vendor / { + if (NF != 2) fatal("syntax: vendor ") + if (cpu_name == "") fatal("\"vendor\" outside of cpu block") + cpu_vendor[cpu_name] = $2 + vendor_ids[$2] = 1 + parse_ok = 1 +} + +/^[ ]*part / { + if (NF < 2 || NF > 4) fatal("syntax: part [minrev [maxrev]]") + if (cpu_name == "") fatal("\"part\" outside of cpu block") + cpu_part[cpu_name] = $2 + if (NF > 2) cpu_minrev[cpu_name] = $3 + if (NF == 4) cpu_maxrev[cpu_name] = $4 + parse_ok = 1 +} + /^end cpu / { if (NF != 3) fatal("syntax: end cpu ") if (cpu_name != $3) fatal("mimatched end cpu") @@ -734,6 +777,9 @@ BEGIN { gsub(/[-+.]/, "_", cpu_cnames[cpu_name]) } if (! (cpu_name in cpu_arch)) fatal("cpu definition lacks an architecture") + if ((cpu_name in cpu_part) && !(cpu_name in cpu_vendor)) { + fatal("part number specified for " cpu_name " but no vendor") + } cpu_list = cpu_list " " cpu_name cpu_name = "" parse_ok = 1 @@ -751,6 +797,8 @@ END { gen_data() } else if (cmd == "common-data") { gen_comm_data() + } else if (cmd == "native") { + gen_native() } else if (cmd == "headers") { gen_headers() } else if (cmd == "isa") { diff --git a/gcc/config/arm/t-arm b/gcc/config/arm/t-arm index b918e51..c3a8c77 100644 --- a/gcc/config/arm/t-arm +++ b/gcc/config/arm/t-arm @@ -110,6 +110,14 @@ s-arm-cdata: $(srcdir)/config/arm/parsecpu.awk \ $(SHELL) $(srcdir)/../move-if-change tmp-arm-cpu-cdata.h arm-cpu-cdata.h $(STAMP) s-arm-cdata +arm-native.h: s-arm-native ; @true +s-arm-native: $(srcdir)/config/arm/parsecpu.awk \ + $(srcdir)/config/arm/arm-cpus.in + $(AWK) -f $(srcdir)/config/arm/parsecpu.awk -v cmd=native \ + $(srcdir)/config/arm/arm-cpus.in > tmp-arm-native.h + $(SHELL) $(srcdir)/../move-if-change tmp-arm-native.h arm-native.h + $(STAMP) s-arm-native + aarch-common.o: $(srcdir)/config/arm/aarch-common.c $(CONFIG_H) $(SYSTEM_H) \ coretypes.h $(TM_H) $(TM_P_H) $(RTL_H) $(TREE_H) output.h $(C_COMMON_H) $(COMPILER) -c $(ALL_COMPILERFLAGS) $(ALL_CPPFLAGS) $(INCLUDES) \ @@ -145,3 +153,5 @@ arm-c.o: $(srcdir)/config/arm/arm-c.c $(CONFIG_H) $(SYSTEM_H) \ $(srcdir)/config/arm/arm-c.c arm-common.o: arm-cpu-cdata.h + +driver-arm.o: arm-native.h