From patchwork Tue Jun 19 19:42:49 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nishanth Menon X-Patchwork-Id: 139253 Delivered-To: patch@linaro.org Received: by 2002:a2e:970d:0:0:0:0:0 with SMTP id r13-v6csp5614740lji; Tue, 19 Jun 2018 12:46:05 -0700 (PDT) X-Google-Smtp-Source: ADUXVKKmZp2tmO7seTgZ5cm1e6xyoUQaOkubTWucr37eFY2XNXnNC5HnnTXVl87iTf8sROnBN8G7 X-Received: by 2002:a62:2091:: with SMTP id m17-v6mr19294949pfj.110.1529437565320; Tue, 19 Jun 2018 12:46:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529437565; cv=none; d=google.com; s=arc-20160816; b=t5sw4W2NpbYEHNKT/baM+CEtjdxiot2EviYa8mWHdNHyWKDewQhpXWjhcxird8S2RT 1Ni1QiWGpkhY+tRGcRPWofQOZWuKTy7LnEY7kStNu76G3FCHvdJ0hHEGAsNze7N9Ae/e vALUO9UYZKvdEYf9NpbQ2nLznsApyFH5OuldFrWuWhRgcdyDTXwpd+/04TDTMrD+2/PK QUz/oc3Vv4ASxD86czVPSv9fhPhPt/AmB+Exj45cfR76jTzeVycbjJHQ9cak4mTC2VSZ aVxiR7gmJ3UXIPEGzY3BzPsoVFlJWPIg7uvc4NuyKEzaKK+G8o7r8BpRUM1B0bVQkhsY 1Tjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=KhhR4SSjigNeh4SH/4lNjupo+dLgNBFVNkWI94Ab1Qk=; b=WDkk9PJOh+HQgWHJeIClX1kKEpPXIfocqMpat/Zbzeu5KR2qbAGQHQibNA++jx9OX+ xUW5NVSx2kYNffd/Ypn6FVitk0WCiS2V97eODDSPGrBadR1nevVgXYvMz64dLV7ycQI+ BoYQG36NmRgCeDKQBJQgp5hTZZE4qzqrxnZJKLnornyPElmsznWdndddL8EBH1RrzZtv wRkyGW02YSAkakZ2J0K2LLK8JBLueoCsOWSExyiTd0sQcUxYWBJ0naKcl4DTJidzhjvZ pvBElvDMl/lGkzxY11YNHUNq4YRsJojnZclQ9uJdxXU3slam9xo/+e1o2fIj4NWFlB2f 6NEA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=IxxMZnV3; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l10-v6si415191pga.38.2018.06.19.12.46.05; Tue, 19 Jun 2018 12:46:05 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=IxxMZnV3; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1030736AbeFSTpu (ORCPT + 30 others); Tue, 19 Jun 2018 15:45:50 -0400 Received: from lelnx194.ext.ti.com ([198.47.27.80]:43150 "EHLO lelnx194.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1030602AbeFSTn5 (ORCPT ); Tue, 19 Jun 2018 15:43:57 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by lelnx194.ext.ti.com (8.15.1/8.15.1) with ESMTP id w5JJgrvU013969; Tue, 19 Jun 2018 14:42:53 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1529437373; bh=KhhR4SSjigNeh4SH/4lNjupo+dLgNBFVNkWI94Ab1Qk=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=IxxMZnV3HV2OgXVOqUTtJkuOHY83cthmMOcL8CRqcZrOKHH7M/aCF3huz4J5a1NWm XMrUHyzFE05Uae9ONYnR8Ci9PCZ8X3B6qZBL35gLrNiVES8D7yIWTyyhbtVzPG5MHS waZBVdesGNNRFC6j//ohrSAUrlZj95knEG3pOnYI= Received: from DFLE103.ent.ti.com (dfle103.ent.ti.com [10.64.6.24]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id w5JJgrSH023369; Tue, 19 Jun 2018 14:42:53 -0500 Received: from DFLE108.ent.ti.com (10.64.6.29) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1466.3; Tue, 19 Jun 2018 14:42:53 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DFLE108.ent.ti.com (10.64.6.29) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1466.3 via Frontend Transport; Tue, 19 Jun 2018 14:42:53 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id w5JJgr4a017140; Tue, 19 Jun 2018 14:42:53 -0500 From: Nishanth Menon To: Will Deacon , Catalin Marinas , Mark Rutland , Rob Herring CC: Tony Lindgren , Russell King , Santosh Shilimkar , , , , Nishanth Menon , Tero Kristo , Sekhar Nori , Olof Johansson , Arnd Bergmann , Sudeep Holla Subject: [PATCH 1/5] dt-bindings: arm: ti: Add bindings for AM654 SoC Date: Tue, 19 Jun 2018 14:42:49 -0500 Message-ID: <20180619194253.27288-2-nm@ti.com> X-Mailer: git-send-email 2.15.1 In-Reply-To: <20180619194253.27288-1-nm@ti.com> References: <20180619194253.27288-1-nm@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The AM654 SoC is a lead device of the K3 Multicore SoC architecture platform, targeted for broad market and industrial control with aim to meet the complex processing needs of modern embedded products. Some highlights of this SoC are: * Quad ARMv8 A53 cores split over two clusters * GICv3 compliant GIC500 * Configurable L3 Cache and IO-coherent architecture * Dual lock-step capable R5F uC for safety-critical applications * High data throughput capable distributed DMA architecture under NAVSS * Three Gigabit Industrial Communication Subsystems (ICSSG), each with dual PRUs and dual RTUs * Hardware accelerator block containing AES/DES/SHA/MD5 called SA2UL * Centralized System Controller for Security, Power, and Resource management. * Dual ADCSS, eQEP/eCAP, eHRPWM, dual CAN-FD * Flash subsystem with OSPI and Hyperbus interfaces * Multimedia capability with CAL, DSS7-UL, SGX544, McASP * Peripheral connectivity including USB3, PCIE, MMC/SD, GPMC, I2C, SPI, GPIO See AM65x Technical Reference Manual (SPRUID7, April 2018) for further details: http://www.ti.com/lit/pdf/spruid7 Signed-off-by: Nishanth Menon --- Changes since RFC: * Dropped the generic terminology for compatibles previous RFC: https://patchwork.kernel.org/patch/10447643/ Documentation/devicetree/bindings/arm/ti/k3.txt | 23 +++++++++++++++++++++++ MAINTAINERS | 7 +++++++ 2 files changed, 30 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/ti/k3.txt -- 2.15.1 diff --git a/Documentation/devicetree/bindings/arm/ti/k3.txt b/Documentation/devicetree/bindings/arm/ti/k3.txt new file mode 100644 index 000000000000..6a059cabb2da --- /dev/null +++ b/Documentation/devicetree/bindings/arm/ti/k3.txt @@ -0,0 +1,23 @@ +Texas Instruments K3 Multicore SoC architecture device tree bindings +-------------------------------------------------------------------- + +Platforms based on Texas Instruments K3 Multicore SoC architecture +shall follow the following scheme: + +SoCs +---- + +Each device tree root node must specify which exact SoC in K3 Multicore SoC +architecture it uses, using one of the following compatible values: + +- AM654 + compatible = "ti,am654"; + +Boards +------ + +In addition, each device tree root node must specify which one or more +of the following board-specific compatible values: + +- AM654 EVM + compatible = "ti,am654-evm", "ti,am654"; diff --git a/MAINTAINERS b/MAINTAINERS index 9d5eeff51b5f..fbd93eee41ae 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2087,6 +2087,13 @@ L: linux-kernel@vger.kernel.org S: Maintained F: drivers/memory/*emif* +ARM/TEXAS INSTRUMENTS K3 ARCHITECTURE +M: Tero Kristo +M: Nishanth Menon +L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) +S: Supported +F: Documentation/devicetree/bindings/arm/ti/k3.txt + ARM/TEXAS INSTRUMENT KEYSTONE ARCHITECTURE M: Santosh Shilimkar L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) From patchwork Tue Jun 19 19:42:50 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nishanth Menon X-Patchwork-Id: 139252 Delivered-To: patch@linaro.org Received: by 2002:a2e:970d:0:0:0:0:0 with SMTP id r13-v6csp5614542lji; Tue, 19 Jun 2018 12:45:54 -0700 (PDT) X-Google-Smtp-Source: ADUXVKJFOedsfl4fr0/94KSPmy8fJStS6lzx2/AKiPx1+6+4Gt1yK6NlYZiuw2UD7NlMfxIMpH/Z X-Received: by 2002:a17:902:d24:: with SMTP id 33-v6mr20741599plu.22.1529437554232; Tue, 19 Jun 2018 12:45:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529437554; cv=none; d=google.com; s=arc-20160816; b=N7w76+/D83cAo7lYnIerB4zQivAaiggzmt9wsJSKHzD4ao9TCEmi5v7vzgSr+qLrgr 6ocQmCjs8bk9BKAtzZmt4FVBnT9l9ja8YlnrjLUtYEcBHJG1g6nrGIIM0UCGY7LLdg4A 9PVBr6bofi7WNk7pX1C1a8EJ8WPmttYkHCUdG/Nsu0v1oCm+gqgaFU8bH4sRYMv+0XHf DhkO+fFQ1z07++1rGRQBumU1OJLRTRNJOYUQUHIBb5CSydNUwwKkMwMF9FpDoQRX6Fby 5jdCoYSYRNI0iuqxDGdzv+ZdTvXx+E7JZTQqZec0xw6V3HVezCyt5EXszg3kxUfYZvPl TfSw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=HcCx7LD79bPPiSZoxz2utLNN19xe6/P4tzyC0my9+Yw=; b=m6LM8AiSip2nlX1kj7V/PtCTFr6yA2dHZHoVdKzTGIOYehy5sRH3AcebtF35fOQryr +rEfxdKJIlu6Q60KlDEzhTdhdSY50ZIBQMitREuj2KZPFeKYag7LNZiCuS0dg/JKglnW bVSqxuz++lC/VdnDrmSmZsUElvob5CrZ0D6MagO/bZNITMHGEsW2zOnsUB2hgcz1moVr CrN9x5WNpgdo6wmEowi+xGKcA71lvzIBa3jR4Ktk3bIUs5WDl1tP5Wbcxvw6NgZSNaSV ntNc1mmz9lGv/he/tfHM6XZ0jIjrHaoFP3xOsADG7h3PtibVn6VqM1Z4fmBhxF7zBRYy fHvQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=hdiSw2h4; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l10-v6si415191pga.38.2018.06.19.12.45.53; Tue, 19 Jun 2018 12:45:54 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=hdiSw2h4; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1030749AbeFSTpw (ORCPT + 30 others); Tue, 19 Jun 2018 15:45:52 -0400 Received: from lelnx194.ext.ti.com ([198.47.27.80]:43152 "EHLO lelnx194.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1030603AbeFSTn5 (ORCPT ); Tue, 19 Jun 2018 15:43:57 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by lelnx194.ext.ti.com (8.15.1/8.15.1) with ESMTP id w5JJgsCC013973; Tue, 19 Jun 2018 14:42:54 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1529437374; bh=HcCx7LD79bPPiSZoxz2utLNN19xe6/P4tzyC0my9+Yw=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=hdiSw2h43408SiSTdCTAFtbKoEGv+SuGTFhFsDMB8MyAAIFpQpo4mLS4FNcTMKHHR W1vQC4bLriVrxT4ftGrMJlGyw9zc/UMKUc7xgXrMqsn4Qd4odDNshln0QuqP20YDIm xBfpLG/aSN/UjHalnhzmMWymHKtzAmYLRESaT2to= Received: from DFLE112.ent.ti.com (dfle112.ent.ti.com [10.64.6.33]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id w5JJgsPA008175; Tue, 19 Jun 2018 14:42:54 -0500 Received: from DFLE103.ent.ti.com (10.64.6.24) by DFLE112.ent.ti.com (10.64.6.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1466.3; Tue, 19 Jun 2018 14:42:53 -0500 Received: from dlep33.itg.ti.com (157.170.170.75) by DFLE103.ent.ti.com (10.64.6.24) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1466.3 via Frontend Transport; Tue, 19 Jun 2018 14:42:53 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep33.itg.ti.com (8.14.3/8.13.8) with ESMTP id w5JJgrl1025780; Tue, 19 Jun 2018 14:42:53 -0500 From: Nishanth Menon To: Will Deacon , Catalin Marinas , Mark Rutland , Rob Herring CC: Tony Lindgren , Russell King , Santosh Shilimkar , , , , Nishanth Menon , Tero Kristo , Sekhar Nori , Olof Johansson , Arnd Bergmann , Sudeep Holla Subject: [PATCH 2/5] arm64: Add support for TI's K3 Multicore SoC architecture Date: Tue, 19 Jun 2018 14:42:50 -0500 Message-ID: <20180619194253.27288-3-nm@ti.com> X-Mailer: git-send-email 2.15.1 In-Reply-To: <20180619194253.27288-1-nm@ti.com> References: <20180619194253.27288-1-nm@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support for Texas Instrument's K3 Multicore SoC architecture processors. Signed-off-by: Nishanth Menon --- Changes since RFC: * None RFC: https://patchwork.kernel.org/patch/10447633/ arch/arm64/Kconfig.platforms | 7 +++++++ 1 file changed, 7 insertions(+) -- 2.15.1 diff --git a/arch/arm64/Kconfig.platforms b/arch/arm64/Kconfig.platforms index d5aeac351fc3..52df25bf4f8c 100644 --- a/arch/arm64/Kconfig.platforms +++ b/arch/arm64/Kconfig.platforms @@ -71,6 +71,13 @@ config ARCH_EXYNOS help This enables support for ARMv8 based Samsung Exynos SoC family. +config ARCH_K3 + bool "Texas Instruments Inc. K3 multicore SoC architecture" + select PM_GENERIC_DOMAINS if PM + help + This enables support for Texas Instruments' K3 multicore SoC + architecture. + config ARCH_LAYERSCAPE bool "ARMv8 based Freescale Layerscape SoC family" select EDAC_SUPPORT From patchwork Tue Jun 19 19:42:51 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nishanth Menon X-Patchwork-Id: 139246 Delivered-To: patch@linaro.org Received: by 2002:a2e:970d:0:0:0:0:0 with SMTP id r13-v6csp5612827lji; Tue, 19 Jun 2018 12:44:05 -0700 (PDT) X-Google-Smtp-Source: ADUXVKJAz3NL1bI4/lZ8R62Fn4/Xk+JXq4SQ8F/u37ACp4T3Zn7qzSVZwctzhjqm001pCQPcgYyJ X-Received: by 2002:a63:6ecb:: with SMTP id j194-v6mr16224901pgc.158.1529437444807; Tue, 19 Jun 2018 12:44:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529437444; cv=none; d=google.com; s=arc-20160816; b=A9cIGoTb0CnTmN4ALNYp/1eBX7ldYCAZGE24ziSlthVbkTrlQJ2cU49XoqK0+8KgQv aGSCc7ULjgb9D0tsHRGSGL6SnSb+OStl3kT3IaNhZh2F28kgwx1fXxo9szrxyKVhK5ZC my6+OzByJ9biUeJ9YGatgmkAVBLpY59fMjpMwJPwkltoeSOQYUcSAweox1HiNR+6rTcQ +qrs1cEqdqxFV0BjpwiBjABTKLbepwj18bOsM8flRt1Y2j8LiM8KNeVymcpshazy90m/ 2Ux3QBsyBTu8Py9P75xCPi6pHfQYuhRqV2PtIYBcqDYsLcjM9Co45TQcd+8zzJgjsBQH d/uQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=modL2jG/kiKtgtGIGFuxTlZlYEuOikqKeAhaf1/O05s=; b=zEPmjqE/Vo4F4/EV3QHEwrDdQlB3CVS389BQAiv9PeuHsABlFhHlcj0txo7Rg9xsOa NYxS+zbww0cr9iIRJ+KPM4kESIFogozn+DGrm3gdPpGlY25DZYhVfg3aiKKcGy198Fue 3eNgMmziheAfHy/1ZfptGdmVEqO+VtcWkv1D8zbFO3zRAI6UynLq4FJSRKl7M5M2y5jO 4a06iibnNQ6QNnJkZhRrZIM0zLb6evHDXBfDa0xRHR8D5Nc5wkz6y93wRu+dXi/eQMfN n5awee75Ad1pG7tH+2oJEBb+KnCQ/qTOGmoHmdTb2e6YPqT5WjmDSnIS3Pp7NqPwJem2 Hi9w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=RrDTFB6y; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c12-v6si450098pll.75.2018.06.19.12.44.04; Tue, 19 Jun 2018 12:44:04 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=RrDTFB6y; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1030633AbeFSToA (ORCPT + 30 others); Tue, 19 Jun 2018 15:44:00 -0400 Received: from fllnx210.ext.ti.com ([198.47.19.17]:24551 "EHLO fllnx210.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1030433AbeFSTnw (ORCPT ); Tue, 19 Jun 2018 15:43:52 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by fllnx210.ext.ti.com (8.15.1/8.15.1) with ESMTP id w5JJgsYh022473; Tue, 19 Jun 2018 14:42:54 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1529437374; bh=modL2jG/kiKtgtGIGFuxTlZlYEuOikqKeAhaf1/O05s=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=RrDTFB6ylp7JmhpNPE1fZvBG5jqPqAMGItuvkCVdcd9PHXWCZ3GETPDSjvDBiNt2v gTKcvejN/+JkR1gzb0SDFZNSSVJHisW0gEp857ZHzKvIt7Fsvyrb+RfWjPcb21SChT cMs/VWAvIFEyNUfi1VGbblegv7nZsLN4Va4cSLxM= Received: from DLEE102.ent.ti.com (dlee102.ent.ti.com [157.170.170.32]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id w5JJgs9p023379; Tue, 19 Jun 2018 14:42:54 -0500 Received: from DLEE108.ent.ti.com (157.170.170.38) by DLEE102.ent.ti.com (157.170.170.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1466.3; Tue, 19 Jun 2018 14:42:53 -0500 Received: from dlep32.itg.ti.com (157.170.170.100) by DLEE108.ent.ti.com (157.170.170.38) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1466.3 via Frontend Transport; Tue, 19 Jun 2018 14:42:53 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by dlep32.itg.ti.com (8.14.3/8.13.8) with ESMTP id w5JJgrw9016519; Tue, 19 Jun 2018 14:42:53 -0500 From: Nishanth Menon To: Will Deacon , Catalin Marinas , Mark Rutland , Rob Herring CC: Tony Lindgren , Russell King , Santosh Shilimkar , , , , Nishanth Menon , Tero Kristo , Sekhar Nori , Olof Johansson , Arnd Bergmann , Sudeep Holla Subject: [PATCH 3/5] arm64: dts: ti: Add Support for AM654 SoC Date: Tue, 19 Jun 2018 14:42:51 -0500 Message-ID: <20180619194253.27288-4-nm@ti.com> X-Mailer: git-send-email 2.15.1 In-Reply-To: <20180619194253.27288-1-nm@ti.com> References: <20180619194253.27288-1-nm@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The AM654 SoC is a lead device of the K3 Multicore SoC architecture platform, targeted for broad market and industrial control with aim to meet the complex processing needs of modern embedded products. Some highlights of this SoC are: * Quad ARMv8 A53 cores split over two clusters * GICv3 compliant GIC500 * Configurable L3 Cache and IO-coherent architecture * Dual lock-step capable R5F uC for safety-critical applications * High data throughput capable distributed DMA architecture under NAVSS * Three Gigabit Industrial Communication Subsystems (ICSSG), each with dual PRUs and dual RTUs * Hardware accelerator block containing AES/DES/SHA/MD5 called SA2UL * Centralized System Controller for Security, Power, and Resource management. * Dual ADCSS, eQEP/eCAP, eHRPWM, dual CAN-FD * Flash subsystem with OSPI and Hyperbus interfaces * Multimedia capability with CAL, DSS7-UL, SGX544, McASP * Peripheral connectivity including USB3, PCIE, MMC/SD, GPMC, I2C, SPI, GPIO See AM65x Technical Reference Manual (SPRUID7, April 2018) for further details: http://www.ti.com/lit/pdf/spruid7 NOTE: 1. AM654 is the first of the device variants, hence we introduce a generic am65.dtsi. 2. We indicate the proper bus topology, the ranges are elaborated in each bus segment instead of using the top level ranges to make sure that peripherals in each segment use the address space accurately. 3. Peripherals in each bus segment is maintained in a separate dtsi allowing for reuse in different bus segment representation from a different core such as R5. This is also the reason for maintaining a 1-1 address map in the ranges. 4. Cache descriptions follow the ARM64 standard description. Further tweaks may be necessary as we introduce more complex devices, but can be introduced in context of the device introduction. Signed-off-by: Benjamin Fair Signed-off-by: Nishanth Menon --- Changes since RFC: * Bus topology representation * Device nodes underneath a bus segment moved to seperate dtsi (allowing reuse where applicable) * Ranges used in the bus segments * Processor level nodes moved to the root node * SoC node dropped. * Default for device nodes is "enabled" instead of explicitly enabling them in board dts. * UART patches are spun off into a different series to prevent maintainer tree level conflicts. (wakeup and mcu domain peripherals to be introduced there) * Few addresses had uppercase hexadecimal values, replaced with standard lowercase hex values * Commit message updates * Kconfig was spun out as seperate patch RFC: https://patchwork.kernel.org/patch/10447719/ , https://patchwork.kernel.org/patch/10453659/ MAINTAINERS | 1 + arch/arm64/boot/dts/ti/k3-am65-main.dtsi | 31 +++++++++ arch/arm64/boot/dts/ti/k3-am65.dtsi | 87 +++++++++++++++++++++++ arch/arm64/boot/dts/ti/k3-am654.dtsi | 115 +++++++++++++++++++++++++++++++ 4 files changed, 234 insertions(+) create mode 100644 arch/arm64/boot/dts/ti/k3-am65-main.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-am65.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-am654.dtsi -- 2.15.1 diff --git a/MAINTAINERS b/MAINTAINERS index fbd93eee41ae..6785ceaf5b0b 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2093,6 +2093,7 @@ M: Nishanth Menon L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Supported F: Documentation/devicetree/bindings/arm/ti/k3.txt +F: arch/arm64/boot/dts/ti/k3-* ARM/TEXAS INSTRUMENT KEYSTONE ARCHITECTURE M: Santosh Shilimkar diff --git a/arch/arm64/boot/dts/ti/k3-am65-main.dtsi b/arch/arm64/boot/dts/ti/k3-am65-main.dtsi new file mode 100644 index 000000000000..2409344df4fa --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-am65-main.dtsi @@ -0,0 +1,31 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Device Tree Source for AM6 SoC Family Main Domain peripherals + * + * Copyright (C) 2016-2018 Texas Instruments Incorporated - http://www.ti.com/ + */ + +&cbass_main { + gic500: interrupt-controller@1800000 { + compatible = "arm,gic-v3"; + #address-cells = <1>; + #size-cells = <1>; + ranges; + #interrupt-cells = <3>; + interrupt-controller; + reg = <0x01800000 0x10000>, /* GICD */ + <0x01880000 0x90000>; /* GICR */ + /* + * vcpumntirq: + * virtual CPU interface maintenance interrupt + */ + interrupts = ; + + gic_its: gic-its@18200000 { + compatible = "arm,gic-v3-its"; + reg = <0x01820000 0x10000>; + msi-controller; + #msi-cells = <1>; + }; + }; +}; diff --git a/arch/arm64/boot/dts/ti/k3-am65.dtsi b/arch/arm64/boot/dts/ti/k3-am65.dtsi new file mode 100644 index 000000000000..8c0f78332157 --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-am65.dtsi @@ -0,0 +1,87 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Device Tree Source for AM6 SoC Family + * + * Copyright (C) 2016-2018 Texas Instruments Incorporated - http://www.ti.com/ + */ + +#include +#include +#include + +/ { + model = "Texas Instruments K3 AM654 SoC"; + compatible = "ti,am654"; + interrupt-parent = <&gic500>; + #address-cells = <2>; + #size-cells = <2>; + + chosen { }; + + firmware { + optee { + compatible = "linaro,optee-tz"; + method = "smc"; + }; + + psci: psci { + compatible = "arm,psci-1.0"; + method = "smc"; + }; + }; + + a53_timer0: timer-cl0-cpu0 { + compatible = "arm,armv8-timer"; + interrupts = , /* cntpsirq */ + , /* cntpnsirq */ + , /* cntvirq */ + ; /* cnthpirq */ + }; + + pmu: pmu { + compatible = "arm,armv8-pmuv3"; + /* Recommendation from GIC500 TRM Table A.3 */ + interrupts = ; + }; + + cbass_main: cbass@100000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x00100000 0x00 0x00100000 0x00020000>, /* ctrl mmr */ + <0x00600000 0x00 0x00600000 0x00001100>, /* GPIO */ + <0x00900000 0x00 0x00900000 0x00012000>, /* serdes */ + <0x01000000 0x00 0x01000000 0x0af02400>, /* Most peripherals */ + <0x30800000 0x00 0x30800000 0x0bc00000>, /* MAIN NAVSS */ + /* MCUSS Range */ + <0x28380000 0x00 0x28380000 0x03880000>, + <0x40200000 0x00 0x40200000 0x00900100>, + <0x42040000 0x00 0x42040000 0x03ac2400>, + <0x45100000 0x00 0x45100000 0x00c24000>, + <0x46000000 0x00 0x46000000 0x00200000>, + <0x47000000 0x00 0x47000000 0x00068400>; + + cbass_mcu: cbass@28380000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x28380000 0x28380000 0x03880000>, /* MCU NAVSS*/ + <0x40200000 0x40200000 0x00900100>, /* First peripheral window */ + <0x42040000 0x42040000 0x03ac2400>, /* WKUP */ + <0x45100000 0x45100000 0x00c24000>, /* MMRs, remaining NAVSS */ + <0x46000000 0x46000000 0x00200000>, /* CPSW */ + <0x47000000 0x47000000 0x00068400>; /* OSPI space 1 */ + + cbass_wakeup: cbass@42040000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + /* WKUP Basic peripherals */ + ranges = <0x42040000 0x42040000 0x03ac2400>; + }; + }; + }; +}; + +/* Now include the peripherals for each bus segments */ +#include "k3-am65-main.dtsi" diff --git a/arch/arm64/boot/dts/ti/k3-am654.dtsi b/arch/arm64/boot/dts/ti/k3-am654.dtsi new file mode 100644 index 000000000000..2affa6f6617e --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-am654.dtsi @@ -0,0 +1,115 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Device Tree Source for AM6 SoC family in Quad core configuration + * + * Copyright (C) 2016-2018 Texas Instruments Incorporated - http://www.ti.com/ + */ + +#include "k3-am65.dtsi" + +/ { + cpus { + #address-cells = <1>; + #size-cells = <0>; + cpu-map { + cluster0: cluster0 { + core0 { + cpu = <&cpu0>; + }; + + core1 { + cpu = <&cpu1>; + }; + }; + + cluster1: cluster1 { + core0 { + cpu = <&cpu2>; + }; + + core1 { + cpu = <&cpu3>; + }; + }; + }; + + cpu0: cpu@0 { + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x000>; + device_type = "cpu"; + enable-method = "psci"; + i-cache-size = <0x8000>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <0x8000>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&L2_0>; + }; + + cpu1: cpu@1 { + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x001>; + device_type = "cpu"; + enable-method = "psci"; + i-cache-size = <0x8000>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <0x8000>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&L2_0>; + }; + + cpu2: cpu@100 { + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x100>; + device_type = "cpu"; + enable-method = "psci"; + i-cache-size = <0x8000>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <0x8000>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&L2_1>; + }; + + cpu3: cpu@101 { + compatible = "arm,cortex-a53", "arm,armv8"; + reg = <0x101>; + device_type = "cpu"; + enable-method = "psci"; + i-cache-size = <0x8000>; + i-cache-line-size = <64>; + i-cache-sets = <256>; + d-cache-size = <0x8000>; + d-cache-line-size = <64>; + d-cache-sets = <128>; + next-level-cache = <&L2_1>; + }; + }; + + L2_0: l2-cache0 { + compatible = "cache"; + cache-level = <2>; + cache-size = <0x80000>; + cache-line-size = <64>; + cache-sets = <512>; + next-level-cache = <&msmc_l3>; + }; + + L2_1: l2-cache1 { + compatible = "cache"; + cache-level = <2>; + cache-size = <0x80000>; + cache-line-size = <64>; + cache-sets = <512>; + next-level-cache = <&msmc_l3>; + }; + + msmc_l3: l3-cache0 { + compatible = "cache"; + cache-level = <3>; + }; +}; From patchwork Tue Jun 19 19:42:52 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nishanth Menon X-Patchwork-Id: 139245 Delivered-To: patch@linaro.org Received: by 2002:a2e:970d:0:0:0:0:0 with SMTP id r13-v6csp5612803lji; Tue, 19 Jun 2018 12:44:01 -0700 (PDT) X-Google-Smtp-Source: ADUXVKJgyNQ1M5FMDzvI4Y2jzzsaoJLc4pP3olWVyKTZqAAFwjdyPU/rQxtIMNfASt2MxDhSoHQQ X-Received: by 2002:a17:902:aa83:: with SMTP id d3-v6mr20202782plr.323.1529437441522; Tue, 19 Jun 2018 12:44:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529437441; cv=none; d=google.com; s=arc-20160816; b=EDQOzkZ6tq8jjDyShAcgZmhxum9pPFPdYeqjIUeRO1F9XUkGNO8kRyQsw085xCS7p/ 1pAYY+gK1grXyIR07qC+Ggdsczj6h11APfCpvozpK9EE7dgAPyf+T5U028KRukCg2qUY EZip01HhD0KFINhLbRos3msYK7paMRCOAN2x9Gxolg/YHIymPAZkiPzgE642jL1ook4N NZaSDFblKnvL6LsXIRlfvBoj7HJ67+9AIOtuBfBa4NkQevtjgxIzTQu+KnFz/0LjnhYt SUSsZodZ+9PkdxUKodDVPMq0jJU6e87G1AH/GAPjrk3ceamTaN8m5Uehdeyy3ZEgkrlg fsYg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=TcrvLHU0/p8ER9oN9mDUURhry9J/rUFNdxEx4r1c51Q=; b=0EegkFi4mpQPkwCq/aCPTmaz5aGeyalPqef4ag79PUmb/QAMSsBBwLrojPGHY4OsVF DB/mhe9yPtyTtqEal/rkrJqervCebQvrstE/7GcQA5+ZvFUIJD2DwbEHA8DAOj6OY+ee tTinbHa7Z9l1IU7divAbX/unYCCeyrDRcmc5IS2rra1K6haYlWTdiukUCaMOR1yR5vLz H1v8EZFPQeUy9QwPiyMKzPK3i54mkLsrIu718naTK4jGkXWDiCflN9rYT6jd11K0licT tXmyESjfRJCcViW5JcYHkqYD5lYoIZPqv33lARkgEbQElL9WpGJStyTpsuTlAkPIGm2+ 5rCg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=D+qtqD1k; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n1-v6si468642pfa.66.2018.06.19.12.44.01; Tue, 19 Jun 2018 12:44:01 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=D+qtqD1k; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1030620AbeFSTn7 (ORCPT + 30 others); Tue, 19 Jun 2018 15:43:59 -0400 Received: from lelnx194.ext.ti.com ([198.47.27.80]:43141 "EHLO lelnx194.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1030601AbeFSTny (ORCPT ); Tue, 19 Jun 2018 15:43:54 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by lelnx194.ext.ti.com (8.15.1/8.15.1) with ESMTP id w5JJgsXR013977; Tue, 19 Jun 2018 14:42:54 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1529437374; bh=TcrvLHU0/p8ER9oN9mDUURhry9J/rUFNdxEx4r1c51Q=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=D+qtqD1kqIrePuuyNWI7CrciHKyvvy290kfZLwm4C4pScV17aP0maqu1fW5UCxZ6G lg6PAGm+JQrv26ZKc3XP2P6wy033QwXZriu2Zy5fJ+exLKhjGctzN4nohQS+E9eymL Dgw00GAP9Px5ccCUMa62bu48cMc9UTzfRllQM/C8= Received: from DFLE107.ent.ti.com (dfle107.ent.ti.com [10.64.6.28]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id w5JJgsZ8023377; Tue, 19 Jun 2018 14:42:54 -0500 Received: from DFLE101.ent.ti.com (10.64.6.22) by DFLE107.ent.ti.com (10.64.6.28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1466.3; Tue, 19 Jun 2018 14:42:53 -0500 Received: from dflp33.itg.ti.com (10.64.6.16) by DFLE101.ent.ti.com (10.64.6.22) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1466.3 via Frontend Transport; Tue, 19 Jun 2018 14:42:53 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp33.itg.ti.com (8.14.3/8.13.8) with ESMTP id w5JJgreK031556; Tue, 19 Jun 2018 14:42:53 -0500 From: Nishanth Menon To: Will Deacon , Catalin Marinas , Mark Rutland , Rob Herring CC: Tony Lindgren , Russell King , Santosh Shilimkar , , , , Nishanth Menon , Tero Kristo , Sekhar Nori , Olof Johansson , Arnd Bergmann , Sudeep Holla Subject: [PATCH 4/5] soc: ti: Add Support for AM654 SoC config option Date: Tue, 19 Jun 2018 14:42:52 -0500 Message-ID: <20180619194253.27288-5-nm@ti.com> X-Mailer: git-send-email 2.15.1 In-Reply-To: <20180619194253.27288-1-nm@ti.com> References: <20180619194253.27288-1-nm@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add option to build AM6 SoC specific components Signed-off-by: Benjamin Fair Signed-off-by: Nishanth Menon --- (new patch broken out from: https://patchwork.kernel.org/patch/10447719/) drivers/soc/ti/Kconfig | 14 ++++++++++++++ 1 file changed, 14 insertions(+) -- 2.15.1 diff --git a/drivers/soc/ti/Kconfig b/drivers/soc/ti/Kconfig index 92770d84a288..be4570baad96 100644 --- a/drivers/soc/ti/Kconfig +++ b/drivers/soc/ti/Kconfig @@ -1,3 +1,17 @@ +# 64-bit ARM SoCs from TI +if ARM64 + +if ARCH_K3 + +config ARCH_K3_AM6_SOC + bool "K3 AM6 SoC" + help + Enable support for TI's AM6 SoC Family support + +endif + +endif + # # TI SOC drivers # From patchwork Tue Jun 19 19:42:53 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nishanth Menon X-Patchwork-Id: 139254 Delivered-To: patch@linaro.org Received: by 2002:a2e:970d:0:0:0:0:0 with SMTP id r13-v6csp5615577lji; Tue, 19 Jun 2018 12:47:03 -0700 (PDT) X-Google-Smtp-Source: ADUXVKLu77A7xb5G1fkXTifIP0ev5C3ixF8nHrY0hncYsybNMgQB3jnwCNX4nkeWNYXPWKaXWiLG X-Received: by 2002:a62:a0c:: with SMTP id s12-v6mr19682641pfi.33.1529437623827; Tue, 19 Jun 2018 12:47:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529437623; cv=none; d=google.com; s=arc-20160816; b=v3RCP3K2Xw6n8oyhPpzSvfXGdYYEGPuvWEi7eQXkpC9cFfC414YdnX0ullJxi4Hlj1 IxUGBvJhDzfU/dUjELmydUq/+bXPdJLmP+0ROYHct+05Gy8P5V+0Nvi2bIufgwkG4reI 4W5EgeTIbGiWqcBset3FqWXYrrQNb3qXcZmpY2NPt1QpGCJ/4FN8fWhkDUS52qPOgUW8 3vAtDRtTUmCASCMBGF3SBqOfwJV+DhkO8xyd7VbfpXBT7bJJWOAhBojSzGbc0S2M/zb8 RAN2rVQ9D98MuCrxH9YiMZ5Cd+wX50FT/UZSn85ODvTTJ3yifnJgCDamq62kKSoiCmk4 Vk4Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=7IIjYPSNgHlvAoN7xZGMzy0KyEvT6twQwuTUYyX4JzQ=; b=FHcCSA3Jh0mzQ/0Trt1gCg6Hq3Mi+yk1Zzw4hHHBwM6dOKON6eAiuUNthi0iaVI9li xPWC8sjn6SFRio1QrlatsYBv9BVYyN0vKpsysP1wfh9roRwbHwu8+U8d9uIiWHBhobIM iifPVmskCa7mS5BIr8Iop+/2QEC2X2j8vTd+4+mVOwC5TtKoS1mg3KYhcdirYI9rwa/C UUmrL4hz8tnpnmvq6FeMYeYMf3QM3QHLw8gvblibk3T1tOmGL48q1rxM3zpy65an+RH4 Qh1Hk3odfFcTif82GsRSOb86Bbi3git5IfMzRIhkl3xD7TcDcXH0nl33or1PxmYRFMpW E1Mw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=oYKFrOHd; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 38-v6si458668plc.446.2018.06.19.12.47.03; Tue, 19 Jun 2018 12:47:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=oYKFrOHd; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1030642AbeFSTrC (ORCPT + 30 others); Tue, 19 Jun 2018 15:47:02 -0400 Received: from lelnx193.ext.ti.com ([198.47.27.77]:12431 "EHLO lelnx193.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1030449AbeFSTno (ORCPT ); Tue, 19 Jun 2018 15:43:44 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by lelnx193.ext.ti.com (8.15.1/8.15.1) with ESMTP id w5JJgsaH017771; Tue, 19 Jun 2018 14:42:54 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1529437374; bh=7IIjYPSNgHlvAoN7xZGMzy0KyEvT6twQwuTUYyX4JzQ=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=oYKFrOHdH2EYBVIuLDXdSzsC/rZuceF0L1BY5pnkGj5b4WCtabzDTeoj/RYtaxOet +aT67cEb5bPNFIZ4GquA7XIuVtyY9WNN+hkHPv09HLRTXiY7QNLAhGOgpWNuUucxhs jQrAvOEsyXoY6esykjTBnSTtCTTr9QC89jp93uww= Received: from DFLE114.ent.ti.com (dfle114.ent.ti.com [10.64.6.35]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id w5JJgs75023378; Tue, 19 Jun 2018 14:42:54 -0500 Received: from DFLE115.ent.ti.com (10.64.6.36) by DFLE114.ent.ti.com (10.64.6.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1466.3; Tue, 19 Jun 2018 14:42:53 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1466.3 via Frontend Transport; Tue, 19 Jun 2018 14:42:53 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id w5JJgrrm017143; Tue, 19 Jun 2018 14:42:53 -0500 From: Nishanth Menon To: Will Deacon , Catalin Marinas , Mark Rutland , Rob Herring CC: Tony Lindgren , Russell King , Santosh Shilimkar , , , , Nishanth Menon , Tero Kristo , Sekhar Nori , Olof Johansson , Arnd Bergmann , Sudeep Holla Subject: [PATCH 5/5] arm64: dts: ti: Add support for AM654 EVM base board Date: Tue, 19 Jun 2018 14:42:53 -0500 Message-ID: <20180619194253.27288-6-nm@ti.com> X-Mailer: git-send-email 2.15.1 In-Reply-To: <20180619194253.27288-1-nm@ti.com> References: <20180619194253.27288-1-nm@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The EValuation Module(EVM) platform for AM654 consists of a common Base board + one or more of daughter cards, which include: a) "Personality Modules", which can be specific to a profile, such as ICSSG enabled or Multi-media (including audio). b) SERDES modules, which may be 2 lane PCIe or two port PCIe + USB2 c) Camera daughter card d) various display panels Among other options. There are two basic configurations defined which include an "EVM" configuration and "IDK" (Industrial development kit) which differ in the specific combination of daughter cards that are used. To simplify support, we choose to support just the base board as the core device tree file and all daughter cards would be expected to be device tree overlays. Signed-off-by: Lokesh Vutla Signed-off-by: Nishanth Menon --- Changes since RFC: * Since defaults are enabled, and uart has been spun off, dropped the redundant nodes from baseboard dts RFC: https://patchwork.kernel.org/patch/10447741/ MAINTAINERS | 1 + arch/arm64/boot/dts/Makefile | 1 + arch/arm64/boot/dts/ti/Makefile | 9 +++++++ arch/arm64/boot/dts/ti/k3-am654-base-board.dts | 36 ++++++++++++++++++++++++++ 4 files changed, 47 insertions(+) create mode 100644 arch/arm64/boot/dts/ti/Makefile create mode 100644 arch/arm64/boot/dts/ti/k3-am654-base-board.dts -- 2.15.1 diff --git a/MAINTAINERS b/MAINTAINERS index 6785ceaf5b0b..e9e916d1fb52 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2093,6 +2093,7 @@ M: Nishanth Menon L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Supported F: Documentation/devicetree/bindings/arm/ti/k3.txt +F: arch/arm64/boot/dts/ti/Makefile F: arch/arm64/boot/dts/ti/k3-* ARM/TEXAS INSTRUMENT KEYSTONE ARCHITECTURE diff --git a/arch/arm64/boot/dts/Makefile b/arch/arm64/boot/dts/Makefile index 3543bc324553..4690364d584b 100644 --- a/arch/arm64/boot/dts/Makefile +++ b/arch/arm64/boot/dts/Makefile @@ -23,5 +23,6 @@ subdir-y += rockchip subdir-y += socionext subdir-y += sprd subdir-y += synaptics +subdir-y += ti subdir-y += xilinx subdir-y += zte diff --git a/arch/arm64/boot/dts/ti/Makefile b/arch/arm64/boot/dts/ti/Makefile new file mode 100644 index 000000000000..63e619d0b5b8 --- /dev/null +++ b/arch/arm64/boot/dts/ti/Makefile @@ -0,0 +1,9 @@ +# SPDX-License-Identifier: GPL-2.0 +# +# Make file to build device tree binaries for boards based on +# Texas Instruments Inc processors +# +# Copyright (C) 2016-2018 Texas Instruments Incorporated - http://www.ti.com/ +# + +dtb-$(CONFIG_ARCH_K3_AM6_SOC) += k3-am654-base-board.dtb diff --git a/arch/arm64/boot/dts/ti/k3-am654-base-board.dts b/arch/arm64/boot/dts/ti/k3-am654-base-board.dts new file mode 100644 index 000000000000..af6956fdc13f --- /dev/null +++ b/arch/arm64/boot/dts/ti/k3-am654-base-board.dts @@ -0,0 +1,36 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (C) 2016-2018 Texas Instruments Incorporated - http://www.ti.com/ + */ + +/dts-v1/; + +#include "k3-am654.dtsi" + +/ { + compatible = "ti,am654-evm", "ti,am654"; + model = "Texas Instruments AM654 Base Board"; + + chosen { + stdout-path = "serial2:115200n8"; + bootargs = "earlycon=ns16550a,mmio32,0x02800000"; + }; + + memory@80000000 { + device_type = "memory"; + /* 4G RAM */ + reg = <0x00000000 0x80000000 0x00000000 0x80000000>, + <0x00000008 0x80000000 0x00000000 0x80000000>; + }; + + reserved-memory { + #address-cells = <2>; + #size-cells = <2>; + ranges; + secure_ddr: secure_ddr@9e800000 { + reg = <0 0x9e800000 0 0x01800000>; /* for OP-TEE */ + alignment = <0x1000>; + no-map; + }; + }; +};