From patchwork Fri Mar 12 06:24:28 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dillon Min X-Patchwork-Id: 398964 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI, SPF_HELO_NONE, SPF_PASS, URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 8C9CAC433DB for ; Fri, 12 Mar 2021 06:25:28 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 5B76B64F9A for ; Fri, 12 Mar 2021 06:25:28 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230521AbhCLGYv (ORCPT ); Fri, 12 Mar 2021 01:24:51 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39122 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231202AbhCLGYr (ORCPT ); Fri, 12 Mar 2021 01:24:47 -0500 Received: from mail-pf1-x42e.google.com (mail-pf1-x42e.google.com [IPv6:2607:f8b0:4864:20::42e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D9C3FC061574; Thu, 11 Mar 2021 22:24:46 -0800 (PST) Received: by mail-pf1-x42e.google.com with SMTP id q204so1147078pfq.10; Thu, 11 Mar 2021 22:24:46 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=SYdrQ24/4v3uJHKlu6wjCzOv/6QqD5AM/KsNyKqxTg4=; b=UYMwAAPYv7H136+Rhso+ej56Yja02jS0XTUEvEqGQlFGg9CTfYfdLVGBxIqJS0jeAL q08J5YpCHY+IzJHX+RzfTDCDn5AKnUdPuheXGNYpb5/1jYhGgy8Jc4BJxNbiZtxoUU/O gAqGzjle3h0cP7bq4/zL4pw79LOIXRWoAyAr8MvFEwOwMD7aHLqTxIwFApoQ308VlGo8 gJoWed8mC9hyuNIBH4o6w9OMGEyiaydygkW7+lZ1UZSnC7f8w88cKE38Id2FIiMRy+CA AMERDgrR/QtT+qCJvqdHjZyicaO1DqwdK1RvU5EH+dhSCpU3HjOtKVofRJAd4vXFLGTo 8vFw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=SYdrQ24/4v3uJHKlu6wjCzOv/6QqD5AM/KsNyKqxTg4=; b=NrUOthDnjzusXoPA23PC3QNWOcZR1J7jFEK5FVkGoeLS+0etAmnen4NHxARz95s9Ps rQvgg9YzSlL0jYJBR8P2cZwYbryLMomUFlZD2niAzSxgPZyZg3JycD/WD0zIKhZ8nnNb fzFC+hcgRsyiLqo7ejmKyeEdLBLMZM95LXat9wAn4UcNnbYiVaCLs5GsMhKpu5H6+rIO qgDG5fOaQuvQmKZXFeqDpvxVEZ4GYnVsu8Z3PsPCWEVGEqhC9WL9BqUTJ0t1XGKRNdUf nbMCe0SP569iBAve2+KaoBGUCYebcQI6kWK5OkgjzD2FsYg5v3Sv/xxf9UMAvh3Z+z5I J/PA== X-Gm-Message-State: AOAM533kvuCEhY3KZYaePSlus+/BSFusvZ/7n+qoY3QwqBDIlWVMTWtG XzmzrkWOu8Z0S3/3uJl5djU= X-Google-Smtp-Source: ABdhPJwvKrIVsZZ1IluVeJdz38oYuu6rGttLYx860TPP5L/6l7Q1pDS5DqI/pjhZhkPQB+moHNxblA== X-Received: by 2002:a63:5952:: with SMTP id j18mr10621393pgm.397.1615530286516; Thu, 11 Mar 2021 22:24:46 -0800 (PST) Received: from fmin-OptiPlex-7060.nreal.work ([137.59.103.165]) by smtp.gmail.com with ESMTPSA id h6sm4048406pfb.157.2021.03.11.22.24.43 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Thu, 11 Mar 2021 22:24:46 -0800 (PST) From: dillon.minfei@gmail.com To: robh+dt@kernel.org, alexandre.torgue@foss.st.com, a.fatoum@pengutronix.de, mcoquelin.stm32@gmail.com, alexandre.torgue@st.com, devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux@armlinux.org.uk, vladimir.murzin@arm.com, afzal.mohd.ma@gmail.com Cc: dillon min Subject: [PATCH v2 2/8] dt-bindings: arm: stm32: Add compatible strings for ART-PI board Date: Fri, 12 Mar 2021 14:24:28 +0800 Message-Id: <1615530274-31422-3-git-send-email-dillon.minfei@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1615530274-31422-1-git-send-email-dillon.minfei@gmail.com> References: <1615530274-31422-1-git-send-email-dillon.minfei@gmail.com> Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: dillon min Art-pi based on stm32h750xbh6, with following resources: -8MiB QSPI flash -16MiB SPI flash -32MiB SDRAM -AP6212 wifi, bt, fm detail information can be found at: https://art-pi.gitee.io/website/ Signed-off-by: dillon min --- v2: no changes Documentation/devicetree/bindings/arm/stm32/stm32.yaml | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml index e7525a3395e5..306e7551ad39 100644 --- a/Documentation/devicetree/bindings/arm/stm32/stm32.yaml +++ b/Documentation/devicetree/bindings/arm/stm32/stm32.yaml @@ -53,6 +53,10 @@ properties: - const: st,stm32h743 - items: - enum: + - st,stm32h750i-art-pi + - const: st,stm32h750 + - items: + - enum: - shiratech,stm32mp157a-iot-box # IoT Box - shiratech,stm32mp157a-stinger96 # Stinger96 - st,stm32mp157c-ed1 From patchwork Fri Mar 12 06:24:32 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dillon Min X-Patchwork-Id: 398963 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI, SPF_HELO_NONE, SPF_PASS, URIBL_BLOCKED, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 0BCDFC433E6 for ; Fri, 12 Mar 2021 06:26:00 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id D4DFD64F86 for ; Fri, 12 Mar 2021 06:25:59 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231467AbhCLGZ3 (ORCPT ); Fri, 12 Mar 2021 01:25:29 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39180 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231434AbhCLGZA (ORCPT ); Fri, 12 Mar 2021 01:25:00 -0500 Received: from mail-pl1-x62e.google.com (mail-pl1-x62e.google.com [IPv6:2607:f8b0:4864:20::62e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 89DB2C061574; Thu, 11 Mar 2021 22:25:00 -0800 (PST) Received: by mail-pl1-x62e.google.com with SMTP id a24so11434509plm.11; Thu, 11 Mar 2021 22:25:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=pev/ZfClpqLiK4P/V8mAyS2Ui0LgQSVba+zMuAxMqpI=; b=GD6AK8qcL59huTZZ/wYMZFr/cL7wHEMbcDxF8ySIGA77b0aWQkyvN36pQMTeHLuK7E sjoVtGDbiKPwJvZ2GJuqX7zlPLP2ip3PMIMCizmywb/bv+Yc5CMSb4o7xgXU9MfqQbGR kjO5/kV6QsN4R+2GiCJIx28c1vZu/MEy24L2XzRj0RkjltAT/2HG0S7PPJlStN7Lgr/d TwwRBdPxJ9ylVbKDQ0uRvhz2qw9wLgNEv3zB6HEuCEAt5R/85lxtU7crQLnAU3i1lO1R hztBwrF77J/byu+eeB2sODyBXzlsUMxzWBF+Lfu0CieKNqCU/bn6/bM4POgdywFoPBvD 626g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=pev/ZfClpqLiK4P/V8mAyS2Ui0LgQSVba+zMuAxMqpI=; b=kCQ+oahdttX5G1KLfC7HXzPuDWUbKFmZhkYuKtVpRiMpaIOhtBJzllxnl/qFmDYyxG O7xvHsI0ym9dhXSkSxZrQ3lUa1UUHeeIg4tS6/+VVVxy7SqNjyecEmtIdwcjB2e32iXa BZIoBuq/RrxAtav/TH8vio4kT82bKWQbceUUwvcDdpgq3OqUWSn+oOPG5HTWlmzfpQCc gZzpDhFzbsopQG8b7NgTIOToSU3FyI3ePLL7y2mrXP8kXouqX08l1o1UNxomy9YhU2bN 1aQ+7m4jFEwCDeB0yKjD8Tnpb9tduWkdlMKCvlAKFARefqFupmnGrLAXbZOEV1fw57SI RrEw== X-Gm-Message-State: AOAM532qBkhqndyBosAM4nT1SjfDx/5qmq2TDaQnFx7LklRy3LgrHZq8 j9SDP9tr+Zuw9blf3r5feW8= X-Google-Smtp-Source: ABdhPJwB7yQSrMQAFgcUeViHklcXQ6PhNu2kAO5E82EOCwUDSRadbdLSJZ02TAyVaPRCc4gzBOdmvA== X-Received: by 2002:a17:902:b589:b029:e6:2875:aa4c with SMTP id a9-20020a170902b589b02900e62875aa4cmr12219206pls.71.1615530300106; Thu, 11 Mar 2021 22:25:00 -0800 (PST) Received: from fmin-OptiPlex-7060.nreal.work ([137.59.103.165]) by smtp.gmail.com with ESMTPSA id h6sm4048406pfb.157.2021.03.11.22.24.57 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Thu, 11 Mar 2021 22:24:59 -0800 (PST) From: dillon.minfei@gmail.com To: robh+dt@kernel.org, alexandre.torgue@foss.st.com, a.fatoum@pengutronix.de, mcoquelin.stm32@gmail.com, alexandre.torgue@st.com, devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux@armlinux.org.uk, vladimir.murzin@arm.com, afzal.mohd.ma@gmail.com Cc: dillon min Subject: [PATCH v2 6/8] ARM: dts: stm32: add support for art-pi board based on stm32h750xbh6 Date: Fri, 12 Mar 2021 14:24:32 +0800 Message-Id: <1615530274-31422-7-git-send-email-dillon.minfei@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1615530274-31422-1-git-send-email-dillon.minfei@gmail.com> References: <1615530274-31422-1-git-send-email-dillon.minfei@gmail.com> Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: dillon min This patchset has following changes: - introduce stm32h750.dtsi to support stm32h750 value line - add stm32h750i-art-pi.dtb (arch/arm/boot/dts/Makefile) - add dts binding usart3 for bt, uart4 for console usart3/uart4 pinctrl in stm32h7-pinctrl.dtsi usart3/uart4 register in stm32h743.dtsi - add dts binding sdmmc2 for wifi sdmmc2 pinctrl in stm32h7-pinctrl.dtsi sdmmc2 register in stm32h743.dtsi - add spi1 pinctrl in stm32h7-pinctrl.dtsi for spi flash - add stm32h750-art-pi.dts to support art-pi board art-pi board component: - 8MiB qspi flash - 16MiB spi flash - 32MiB sdram - ap6212 wifi&bt&fm the detail board information can be found at: https://art-pi.gitee.io/website/ Signed-off-by: dillon min Reported-by: kernel test robot --- v2: - fix author name/copyright mistake - make item in stm32h750i-art-pi.dts sort by letter arch/arm/boot/dts/Makefile | 1 + arch/arm/boot/dts/stm32h7-pinctrl.dtsi | 87 ++++++++++++ arch/arm/boot/dts/stm32h743.dtsi | 30 +++++ arch/arm/boot/dts/stm32h750.dtsi | 5 + arch/arm/boot/dts/stm32h750i-art-pi.dts | 228 ++++++++++++++++++++++++++++++++ 5 files changed, 351 insertions(+) create mode 100644 arch/arm/boot/dts/stm32h750.dtsi create mode 100644 arch/arm/boot/dts/stm32h750i-art-pi.dts diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile index 8e5d4ab4e75e..a19c5ab9df84 100644 --- a/arch/arm/boot/dts/Makefile +++ b/arch/arm/boot/dts/Makefile @@ -1071,6 +1071,7 @@ dtb-$(CONFIG_ARCH_STM32) += \ stm32746g-eval.dtb \ stm32h743i-eval.dtb \ stm32h743i-disco.dtb \ + stm32h750i-art-pi.dtb \ stm32mp153c-dhcom-drc02.dtb \ stm32mp157a-avenger96.dtb \ stm32mp157a-dhcor-avenger96.dtb \ diff --git a/arch/arm/boot/dts/stm32h7-pinctrl.dtsi b/arch/arm/boot/dts/stm32h7-pinctrl.dtsi index 9fcc1e3ba925..0d08225a16de 100644 --- a/arch/arm/boot/dts/stm32h7-pinctrl.dtsi +++ b/arch/arm/boot/dts/stm32h7-pinctrl.dtsi @@ -231,6 +231,50 @@ }; }; + sdmmc2_b4_pins_a: sdmmc2-b4-0 { + pins { + pinmux = , /* SDMMC1_D0 */ + , /* SDMMC1_D1 */ + , /* SDMMC1_D2 */ + , /* SDMMC1_D3 */ + , /* SDMMC1_CK */ + ; /* SDMMC1_CMD */ + slew-rate = <3>; + drive-push-pull; + bias-disable; + }; + }; + + sdmmc2_b4_od_pins_a: sdmmc2-b4-od-0 { + pins1 { + pinmux = , /* SDMMC2_D0 */ + , /* SDMMC1_D1 */ + , /* SDMMC1_D2 */ + , /* SDMMC1_D3 */ + ; /* SDMMC1_CK */ + slew-rate = <3>; + drive-push-pull; + bias-disable; + }; + pins2{ + pinmux = ; /* SDMMC1_CMD */ + slew-rate = <3>; + drive-open-drain; + bias-disable; + }; + }; + + sdmmc2_b4_sleep_pins_a: sdmmc2-b4-sleep-0 { + pins { + pinmux = , /* SDMMC1_D0 */ + , /* SDMMC1_D1 */ + , /* SDMMC1_D2 */ + , /* SDMMC1_D3 */ + , /* SDMMC1_CK */ + ; /* SDMMC1_CMD */ + }; + }; + sdmmc1_dir_pins_a: sdmmc1-dir-0 { pins1 { pinmux = , /* SDMMC1_D0DIR */ @@ -281,6 +325,32 @@ }; }; + usart3_pins: usart3-0 { + pins1 { + pinmux = ; /* USART3_TX */ + bias-disable; + drive-push-pull; + slew-rate = <0>; + }; + pins2 { + pinmux = ; /* USART3_RX */ + bias-disable; + }; + }; + + uart4_pins: uart4-0 { + pins1 { + pinmux = ; /* UART4_TX */ + bias-disable; + drive-push-pull; + slew-rate = <0>; + }; + pins2 { + pinmux = ; /* UART4_RX */ + bias-disable; + }; + }; + usbotg_hs_pins_a: usbotg-hs-0 { pins { pinmux = , /* ULPI_NXT */ @@ -300,6 +370,23 @@ slew-rate = <2>; }; }; + + spi1_pins: spi1-0 { + pins1 { + pinmux = , + /* SPI1_CLK */ + ; + /* SPI1_MOSI */ + bias-disable; + drive-push-pull; + slew-rate = <2>; + }; + pins2 { + pinmux = ; + /* SPI1_MISO */ + bias-disable; + }; + }; }; }; }; diff --git a/arch/arm/boot/dts/stm32h743.dtsi b/arch/arm/boot/dts/stm32h743.dtsi index 4ebffb0a45a3..981d44051007 100644 --- a/arch/arm/boot/dts/stm32h743.dtsi +++ b/arch/arm/boot/dts/stm32h743.dtsi @@ -135,6 +135,22 @@ clocks = <&rcc USART2_CK>; }; + usart3: serial@40004800 { + compatible = "st,stm32h7-uart"; + reg = <0x40004800 0x400>; + interrupts = <39>; + status = "disabled"; + clocks = <&rcc USART3_CK>; + }; + + uart4: serial@40004c00 { + compatible = "st,stm32h7-uart"; + reg = <0x40004c00 0x400>; + interrupts = <52>; + status = "disabled"; + clocks = <&rcc UART4_CK>; + }; + i2c1: i2c@40005400 { compatible = "st,stm32f7-i2c"; #address-cells = <1>; @@ -368,6 +384,20 @@ max-frequency = <120000000>; }; + sdmmc2: mmc@48022400 { + compatible = "arm,pl18x", "arm,primecell"; + arm,primecell-periphid = <0x10153180>; + reg = <0x48022400 0x400>; + interrupts = <124>; + interrupt-names = "cmd_irq"; + clocks = <&rcc SDMMC2_CK>; + clock-names = "apb_pclk"; + resets = <&rcc STM32H7_AHB2_RESET(SDMMC2)>; + cap-sd-highspeed; + cap-mmc-highspeed; + max-frequency = <120000000>; + }; + exti: interrupt-controller@58000000 { compatible = "st,stm32h7-exti"; interrupt-controller; diff --git a/arch/arm/boot/dts/stm32h750.dtsi b/arch/arm/boot/dts/stm32h750.dtsi new file mode 100644 index 000000000000..dd9166223c2f --- /dev/null +++ b/arch/arm/boot/dts/stm32h750.dtsi @@ -0,0 +1,5 @@ +/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */ +/* Copyright (C) STMicroelectronics 2021 - All Rights Reserved */ + +#include "stm32h743.dtsi" + diff --git a/arch/arm/boot/dts/stm32h750i-art-pi.dts b/arch/arm/boot/dts/stm32h750i-art-pi.dts new file mode 100644 index 000000000000..7f8bf8679725 --- /dev/null +++ b/arch/arm/boot/dts/stm32h750i-art-pi.dts @@ -0,0 +1,228 @@ +/* + * Copyright 2021 - Dillon Min + * + * This file is dual-licensed: you can use it either under the terms + * of the GPL or the X11 license, at your option. Note that this dual + * licensing only applies to this file, and not this project as a + * whole. + * + * a) This file is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License as + * published by the Free Software Foundation; either version 2 of the + * License, or (at your option) any later version. + * + * This file is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * Or, alternatively, + * + * b) Permission is hereby granted, free of charge, to any person + * obtaining a copy of this software and associated documentation + * files (the "Software"), to deal in the Software without + * restriction, including without limitation the rights to use, + * copy, modify, merge, publish, distribute, sublicense, and/or + * sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following + * conditions: + * + * The above copyright notice and this permission notice shall be + * included in all copies or substantial portions of the Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, + * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES + * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND + * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT + * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, + * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR + * OTHER DEALINGS IN THE SOFTWARE. + * + * For art-pi board resources, you can refer to link: + * https://art-pi.gitee.io/website/ + */ + +/dts-v1/; +#include "stm32h750.dtsi" +#include "stm32h750-pinctrl.dtsi" +#include +#include + +/ { + model = "RT-Thread STM32H750i-ART-PI board"; + compatible = "st,stm32h750i-art-pi", "st,stm32h750"; + + chosen { + bootargs = "root=/dev/ram"; + stdout-path = "serial0:2000000n8"; + }; + + memory@c0000000 { + device_type = "memory"; + reg = <0xc0000000 0x2000000>; + }; + + reserved-memory { + #address-cells = <1>; + #size-cells = <1>; + ranges; + + linux,cma { + compatible = "shared-dma-pool"; + no-map; + size = <0x100000>; + linux,dma-default; + }; + }; + + aliases { + serial0 = &uart4; + serial1 = &usart3; + }; + + leds { + compatible = "gpio-leds"; + led-red { + gpios = <&gpioi 8 0>; + }; + led-green { + gpios = <&gpioc 15 0>; + linux,default-trigger = "heartbeat"; + }; + }; + + v3v3: regulator-v3v3 { + compatible = "regulator-fixed"; + regulator-name = "v3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-always-on; + }; + + wlan_pwr: regulator-wlan { + compatible = "regulator-fixed"; + + regulator-name = "wl-reg"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + + gpios = <&gpioc 13 GPIO_ACTIVE_HIGH>; + enable-active-high; + }; +}; + +&clk_hse { + clock-frequency = <25000000>; +}; + +&dma1 { + status = "okay"; +}; + +&dma2 { + status = "okay"; +}; + +&mac { + status = "disabled"; + pinctrl-0 = <ðernet_rmii>; + pinctrl-names = "default"; + phy-mode = "rmii"; + phy-handle = <&phy0>; + + mdio0 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "snps,dwmac-mdio"; + phy0: ethernet-phy@0 { + reg = <0>; + }; + }; +}; + +&sdmmc1 { + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc1_b4_pins_a>; + pinctrl-1 = <&sdmmc1_b4_od_pins_a>; + pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>; + broken-cd; + st,neg-edge; + bus-width = <4>; + vmmc-supply = <&v3v3>; + status = "okay"; +}; + +&sdmmc2 { + pinctrl-names = "default", "opendrain", "sleep"; + pinctrl-0 = <&sdmmc2_b4_pins_a>; + pinctrl-1 = <&sdmmc2_b4_od_pins_a>; + pinctrl-2 = <&sdmmc2_b4_sleep_pins_a>; + broken-cd; + non-removable; + st,neg-edge; + bus-width = <4>; + vmmc-supply = <&wlan_pwr>; + status = "okay"; + + #address-cells = <1>; + #size-cells = <0>; + brcmf: bcrmf@1 { + reg = <1>; + compatible = "brcm,bcm4329-fmac"; + }; +}; + +&spi1 { + status = "okay"; + pinctrl-0 = <&spi1_pins>; + pinctrl-names = "default"; + cs-gpios = <&gpioa 4 GPIO_ACTIVE_LOW>; + dmas = <&dmamux1 37 0x400 0x05>, + <&dmamux1 38 0x400 0x05>; + dma-names = "rx", "tx"; + + flash@0 { + #address-cells = <1>; + #size-cells = <1>; + compatible = "winbond,w25q128", "jedec,spi-nor"; + reg = <0>; + spi-max-frequency = <80000000>; + + partition@0 { + label = "root filesystem"; + reg = <0 0x1000000>; + }; + }; +}; + +&usart2 { + pinctrl-0 = <&usart2_pins>; + pinctrl-names = "default"; + status = "disabled"; +}; + +&usart3 { + /delete-property/st,hw-flow-ctrl; + cts-gpios = <&gpiod 11 GPIO_ACTIVE_LOW>; + rts-gpios = <&gpiod 12 GPIO_ACTIVE_LOW>; + dmas = <&dmamux1 45 0x400 0x05>, + <&dmamux1 46 0x400 0x05>; + dma-names = "rx", "tx"; + status = "okay"; + + bluetooth { + host-wakeup-gpios = <&gpioc 0 GPIO_ACTIVE_HIGH>; + device-wakeup-gpios = <&gpioi 10 GPIO_ACTIVE_HIGH>; + shutdown-gpios = <&gpioi 11 GPIO_ACTIVE_HIGH>; + compatible = "brcm,bcm43438-bt"; + max-speed = <115200>; + }; +}; + +&uart4 { + pinctrl-0 = <&uart4_pins>; + pinctrl-names = "default"; + status = "okay"; +}; + From patchwork Fri Mar 12 06:24:33 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dillon Min X-Patchwork-Id: 398962 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI, SPF_HELO_NONE, SPF_PASS, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 54A57C43381 for ; Fri, 12 Mar 2021 06:26:00 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 2343864F8E for ; Fri, 12 Mar 2021 06:26:00 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231473AbhCLGZ3 (ORCPT ); Fri, 12 Mar 2021 01:25:29 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39194 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231436AbhCLGZE (ORCPT ); Fri, 12 Mar 2021 01:25:04 -0500 Received: from mail-pl1-x62a.google.com (mail-pl1-x62a.google.com [IPv6:2607:f8b0:4864:20::62a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B72C3C061574; Thu, 11 Mar 2021 22:25:03 -0800 (PST) Received: by mail-pl1-x62a.google.com with SMTP id d23so8233534plq.2; Thu, 11 Mar 2021 22:25:03 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=5MyPBmk1C8ie7jP7O+6glrmTm0KIKY96spBPNQzghLQ=; b=ex0cOuUANAFDwsEUj7ZGRvRlguns98be6ws3vdkZJN0au3/3kuKzaQqr+xd7eGPOki uo+ZlQvhHpXoWRXGktNreXjgWBA3JeGijlV77SQZi0UmN1QhjR1y0fw2g1lyFc+tXqKh CiMxnGmRRUUu7lV0GL3oRwRP9aKUY7ymtr9l2B5agwRhHw9/WfOY+rN8d1hiZ7uJH+cF 9fP3mFnFkgNCyX/O31ss51JX1CiaPoUi+ybRHIdR0VMoggigcIRMoRPvEJCtx5iHp4Ny KWdT1iJ1RMLPOtYGoz8lh5F7IbOYBQWdIfG2KuS76nGahojITkjkRAvJDg8XmUmYX3wt SlqQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=5MyPBmk1C8ie7jP7O+6glrmTm0KIKY96spBPNQzghLQ=; b=eKx6jNyP4/ooCKqStvYHUs/pUnzKMzjVDLlHa48r3NAAMsi9FkeSAAMOPxKqtdeDnP W60GjMRO9N36c2ycRSYC5uW0RcQ7VqkgJHgjOfN6Xf6Bn7Jt3FB1KsYLX5yqWNUoEQCL XQjbkQWa3Vceq0r/DrEjvXSFcjLUwWLfG5Fomf6kfFnZhMY4jzH8O8Vk78NRwCG79u0j P/xWH7GgPgK4ecFVA39P37Qm0k05jy9Ik9GSjAc9s8FIajbwjJBRklorQCRDJTqNgG0b DoHFdo7sgynmjiC0vvjOlM1r862+VesmHXQpYb9Q/WBQ2rvoS5FGxyN/cQZEcYaF6cbO R8sw== X-Gm-Message-State: AOAM533fI+/m39HxygRjwzE8CPOUHTAwv0zp0uHx5bhIYKONDOaSDPuB bZjh7lmOxarud8rxD/w36FJi9PPdIOeQag== X-Google-Smtp-Source: ABdhPJzm5Z0nHh00gpWHKeoBmdB9evTXPx/W5Kbpwpegz8oOONb0Cx4COufEeadnwTzvbsfLLUMljw== X-Received: by 2002:a17:902:cec8:b029:e4:a497:da8d with SMTP id d8-20020a170902cec8b02900e4a497da8dmr12138708plg.16.1615530303365; Thu, 11 Mar 2021 22:25:03 -0800 (PST) Received: from fmin-OptiPlex-7060.nreal.work ([137.59.103.165]) by smtp.gmail.com with ESMTPSA id h6sm4048406pfb.157.2021.03.11.22.25.00 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Thu, 11 Mar 2021 22:25:03 -0800 (PST) From: dillon.minfei@gmail.com To: robh+dt@kernel.org, alexandre.torgue@foss.st.com, a.fatoum@pengutronix.de, mcoquelin.stm32@gmail.com, alexandre.torgue@st.com, devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux@armlinux.org.uk, vladimir.murzin@arm.com, afzal.mohd.ma@gmail.com Cc: dillon min Subject: [PATCH v2 7/8] ARM: stm32: Add a new SOC - STM32H750 Date: Fri, 12 Mar 2021 14:24:33 +0800 Message-Id: <1615530274-31422-8-git-send-email-dillon.minfei@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1615530274-31422-1-git-send-email-dillon.minfei@gmail.com> References: <1615530274-31422-1-git-send-email-dillon.minfei@gmail.com> Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: dillon min The STM32H750 is a Cortex-M7 MCU running at 480MHz and containing 128KBytes internal flash, 1MiB SRAM. Signed-off-by: dillon min --- v2: no changes arch/arm/mach-stm32/board-dt.c | 1 + 1 file changed, 1 insertion(+) diff --git a/arch/arm/mach-stm32/board-dt.c b/arch/arm/mach-stm32/board-dt.c index 011d57b488c2..a766310d8dca 100644 --- a/arch/arm/mach-stm32/board-dt.c +++ b/arch/arm/mach-stm32/board-dt.c @@ -17,6 +17,7 @@ static const char *const stm32_compat[] __initconst = { "st,stm32f746", "st,stm32f769", "st,stm32h743", + "st,stm32h750", "st,stm32mp157", NULL }; From patchwork Fri Mar 12 06:24:34 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dillon Min X-Patchwork-Id: 398961 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,FREEMAIL_FORGED_FROMDOMAIN,FREEMAIL_FROM, HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI, SPF_HELO_NONE, SPF_PASS, USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 68EDDC4332D for ; Fri, 12 Mar 2021 06:26:00 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 399D964F85 for ; Fri, 12 Mar 2021 06:26:00 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231480AbhCLGZa (ORCPT ); Fri, 12 Mar 2021 01:25:30 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39204 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231442AbhCLGZH (ORCPT ); Fri, 12 Mar 2021 01:25:07 -0500 Received: from mail-pf1-x42d.google.com (mail-pf1-x42d.google.com [IPv6:2607:f8b0:4864:20::42d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 10403C061574; Thu, 11 Mar 2021 22:25:07 -0800 (PST) Received: by mail-pf1-x42d.google.com with SMTP id e26so1149941pfd.9; Thu, 11 Mar 2021 22:25:07 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=DbiM/HSzZZ4GI01XA3bmT/NtzjcaG6At7TJMeyRi268=; b=kfnoYzxJyQsGQs930o9zjPIkVNdy8UqKB0m4fz/eL1sWabAQXHRCaevIb6Egk4HYWP Y7G+sloPPvSWY50jOt036lGYJzLI0iTGffdFbNli6mAh5doJh1e5Dln/MpJfrY4Tu7lp SBGiGMLwrQhlxFmbURWr3E0UzUvKhSU8cVhdQ8OjNfaVH4qpGcVhfmggdLsHLxkfRU69 SlQPyg0ah8dAseYuPHvGmJt+mF90Fe/PiirQEQT+BYk+xAq0s7JnFIALln6HdHYLETJ4 dPCmrSRkxP5BvHGk+JNt+096ocZXD9kTXCZ/lIY82TwhIOGrTmif09isqZ4zFJCuaLt1 vkmA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=DbiM/HSzZZ4GI01XA3bmT/NtzjcaG6At7TJMeyRi268=; b=Qr5UDrzG3Pse7/TkYp4bpRoCNV36BvJKO75UT3YX6+R4M+Xo0KsAZUdE93diLK7p/h j/BuP75ltM8E7HbTvoxVJGHlBijpkQw151K9Wg63LfD8p01zUTxiDKJTEdYjxJwJrObT rRnD9wJa6yaD8sG/AsF6ds0XoCXSTaE+gLpG5trsvQWgGw9tO/e1xW71Ibj7BNbMV5+4 nQFgc2GQrv0ilPqa9tV1O8BokQgUEjIqnLfuMtZSXr+AY8NhzMZD+MLujyOwL9vAMM2g DJ6x86e0d0AePuG9i1ZxxPloGb9evKtVZlGnb4iPx0KVVSZVNdN1aiAe2BH6riIKUjDP g+kw== X-Gm-Message-State: AOAM533OXcwKvFwVif7oxT0R0vTtNcDXhRBeiy+96l1y1BDh6BgLZ0UD EXzfMN4yvp4bI7exmoQJeW0= X-Google-Smtp-Source: ABdhPJyevqSj5NqnClRsZ57pwxDoj08fTSg/6sAIzVoEMDnSjCaUc7k9Ay3ZVDGHcDGMXWlL5klGeQ== X-Received: by 2002:a63:a512:: with SMTP id n18mr10488698pgf.198.1615530306718; Thu, 11 Mar 2021 22:25:06 -0800 (PST) Received: from fmin-OptiPlex-7060.nreal.work ([137.59.103.165]) by smtp.gmail.com with ESMTPSA id h6sm4048406pfb.157.2021.03.11.22.25.03 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Thu, 11 Mar 2021 22:25:06 -0800 (PST) From: dillon.minfei@gmail.com To: robh+dt@kernel.org, alexandre.torgue@foss.st.com, a.fatoum@pengutronix.de, mcoquelin.stm32@gmail.com, alexandre.torgue@st.com, devicetree@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux@armlinux.org.uk, vladimir.murzin@arm.com, afzal.mohd.ma@gmail.com Cc: dillon min Subject: [PATCH v2 8/8] pinctrl: stm32: Add STM32H750 MCU pinctrl support Date: Fri, 12 Mar 2021 14:24:34 +0800 Message-Id: <1615530274-31422-9-git-send-email-dillon.minfei@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1615530274-31422-1-git-send-email-dillon.minfei@gmail.com> References: <1615530274-31422-1-git-send-email-dillon.minfei@gmail.com> Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: dillon min This patch adds STM32H750 pinctrl and GPIO support since stm32h750 has the same pin alternate functions with stm32h743, so just reuse the stm32h743's pinctrl driver Signed-off-by: dillon min --- v2: - add compatible string st,stm32h750-pinctrl to pinctl-stm32h743.c as they have same pin alternate functions - add STM32H750 to Kconfig description drivers/pinctrl/stm32/Kconfig | 2 +- drivers/pinctrl/stm32/pinctrl-stm32h743.c | 3 +++ 2 files changed, 4 insertions(+), 1 deletion(-) diff --git a/drivers/pinctrl/stm32/Kconfig b/drivers/pinctrl/stm32/Kconfig index f36f29113370..fb1ffc94c57f 100644 --- a/drivers/pinctrl/stm32/Kconfig +++ b/drivers/pinctrl/stm32/Kconfig @@ -35,7 +35,7 @@ config PINCTRL_STM32F769 select PINCTRL_STM32 config PINCTRL_STM32H743 - bool "STMicroelectronics STM32H743 pin control" if COMPILE_TEST && !MACH_STM32H743 + bool "STMicroelectronics STM32H743/STM32H750 pin control" if COMPILE_TEST && !MACH_STM32H743 depends on OF && HAS_IOMEM default MACH_STM32H743 select PINCTRL_STM32 diff --git a/drivers/pinctrl/stm32/pinctrl-stm32h743.c b/drivers/pinctrl/stm32/pinctrl-stm32h743.c index ffe7b5271506..700206c7bc11 100644 --- a/drivers/pinctrl/stm32/pinctrl-stm32h743.c +++ b/drivers/pinctrl/stm32/pinctrl-stm32h743.c @@ -1966,6 +1966,9 @@ static const struct of_device_id stm32h743_pctrl_match[] = { .compatible = "st,stm32h743-pinctrl", .data = &stm32h743_match_data, }, + { .compatible = "st,stm32h750-pinctrl", + .data = &stm32h743_match_data, + }, { } };