From patchwork Wed Feb 20 07:28:19 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ming Huang X-Patchwork-Id: 158775 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp4601945jaa; Tue, 19 Feb 2019 23:28:45 -0800 (PST) X-Google-Smtp-Source: AHgI3IY6CMZtQMqtUmgOyXeaKHFD1XSv+3xCN10maoKUVsVCFZ6f8h3rVseqGvcJLQOhTT9/amir X-Received: by 2002:a63:db08:: with SMTP id e8mr28292662pgg.293.1550647725832; Tue, 19 Feb 2019 23:28:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1550647725; cv=none; d=google.com; s=arc-20160816; b=SlivL3glC66RXpzYsXbV7R5BkmqniObv13gP35HfXTiOuWJyllUjISi/i/5WQgs8LM PqdZwJQJvCsY4uOZ9GhIg2dH6plfsKEo7tqQx0D3nAJ/PHNSWkm3zWqAVlgp9/HmRz5B 8DqtPsgni6yjkHeOGceZkbLHuR9b+E4xE6dFKXbiOS9m86EgSAc085yLtEPpBSaAiqZN 7znEG8sG63b2Tn+eZoGXW8vuPZwnuZhYhEO8rELy14NTw5H4RkBew2NJMDCnGevf6jpU HascBL56K7QUMCfp65/vgbeIcVQdt/8ElGdCvTQKN7UWZMsF+qqhUODP6O1Fsphzo4AL txHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version:cc :list-subscribe:list-help:list-post:list-archive:list-unsubscribe :list-id:precedence:subject:message-id:date:to:from:dkim-signature :delivered-to; bh=ia8jwyBrzVx5vBAZpWRYgfigeLKCeIevGwar1+8u7O0=; b=Iz/oJDd7qMycTeSHb0Qbxcxfba00fdfLsq4itY9TQiK+q8LdfSRziFnvkF0oS+tvo6 TJwYvHurgYuyKUhyKJhYewdJuYbRqoWIRq0uN7X3Qph+1hhBzZW/7VoNImpKxYQbB06A yOxH9dT0ubM0fQSBRrCuCSjDKFvw3CWrJQuiTrJtwP8ugCG0ygw7xQi29h96SMp3Cc6a wguoYMN1riTfuo05yyuadlbYNzjlee2tHoRkX5GktCq0ezUI6mpJEy7Tqm/fVFB9G+0u h1vdmz6jG5QMzJ1TN32FBwI/Px9vXshGYoN++EFVGlgKpQyY7CYGEciJnBASjtIwgm4X KLtw== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=r7i7hvGY; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 198.145.21.10 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from ml01.01.org (ml01.01.org. [198.145.21.10]) by mx.google.com with ESMTPS id r10si17425493pgr.489.2019.02.19.23.28.45 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 19 Feb 2019 23:28:45 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 198.145.21.10 as permitted sender) client-ip=198.145.21.10; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=r7i7hvGY; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 198.145.21.10 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from [127.0.0.1] (localhost [IPv6:::1]) by ml01.01.org (Postfix) with ESMTP id 46F7621A07093; Tue, 19 Feb 2019 23:28:45 -0800 (PST) X-Original-To: edk2-devel@lists.01.org Delivered-To: edk2-devel@lists.01.org Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2607:f8b0:4864:20::444; helo=mail-pf1-x444.google.com; envelope-from=ming.huang@linaro.org; receiver=edk2-devel@lists.01.org Received: from mail-pf1-x444.google.com (mail-pf1-x444.google.com [IPv6:2607:f8b0:4864:20::444]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id B7336211BD5E6 for ; Tue, 19 Feb 2019 23:28:44 -0800 (PST) Received: by mail-pf1-x444.google.com with SMTP id n125so4205465pfn.5 for ; Tue, 19 Feb 2019 23:28:44 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=CaZpz5WM2gbXReWUJgdxM7BTmaYRTIRSBAaS+5FJQM8=; b=r7i7hvGY7/IySOFYmxZiCo5eIMD/7rhNrFkQPJmpRKIjVw/XtOIN3GIAg9PrQumbeH PnsZC4s16GapWySSOG2Kgi/o38/Xp1c9ESyR3DFTjW1ab/h/qB/ELh9pG6lrZyPsuBbT sJlGROeKncMOC6lV9IhZaYkx/CCQAg1xClLkrL0TXqGYyiFHjORS8vno+PtJF9CjiY42 IWrovWscnJHQUGcU06mWvjSBaToDaPRczA/I1OwtR4HzoszCu0Yj1MwsvLW8Gy/J1eIE pU+kMd+cpNg114ZgI/wNS/LkGol75KEeim5oDb11lt0qCvlMgTHprDc7o1ouoRSw1ml7 sMdg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=CaZpz5WM2gbXReWUJgdxM7BTmaYRTIRSBAaS+5FJQM8=; b=Q7bHh0/AAVIGAjbHH0jLczKxIGKGLqoGZA2ekxOvbWGHOBGM59EhQ2wPikF9iOYjB+ sj1O8Qc0XIXZ3qAyTbVLJbEAniEok3uEt+Y7QMvqWx1MGqVVGh+K9Z2jOyh2XUFYqr8d 8NyNom7gd1iwGRZyBCMXKe0Wzp9UUl/8bIZxYxda+j9mnkZ+gv+wND2RxCJAYoEkcf+0 c/R/RJYJhcwdTapVjuQeiq2oPqN5KihBNgzRl58mAwZ6on559iXyqChKP+fjENfd5H3t BYPceIc+/GiZIfNNc9mJpoG4koEWqvOduJYgcRuZgzrmw4BRsHKQGpuVrfAw1QswZmCV kXQA== X-Gm-Message-State: AHQUAuZYIRLY2oXKteXHO93KHVOy0TmzkmU33rHA7gUrKe5tl3u1sO3Y f+eUkFcp46xsOZF8dWusvsbM7CGUgi8= X-Received: by 2002:a63:d4f:: with SMTP id 15mr21494566pgn.162.1550647724387; Tue, 19 Feb 2019 23:28:44 -0800 (PST) Received: from localhost.localdomain ([203.160.91.226]) by smtp.gmail.com with ESMTPSA id 23sm19152969pft.187.2019.02.19.23.28.40 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 19 Feb 2019 23:28:43 -0800 (PST) From: Ming Huang To: leif.lindholm@linaro.org, linaro-uefi@lists.linaro.org, edk2-devel@lists.01.org, graeme.gregory@linaro.org Date: Wed, 20 Feb 2019 15:28:19 +0800 Message-Id: <20190220072837.35058-1-ming.huang@linaro.org> X-Mailer: git-send-email 2.9.5 Subject: [edk2] [PATCH edk2-platforms v2 00/18] Fix issues and improve D0x X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: huangming23@huawei.com, john.garry@huawei.com, xiaojun2@hisilicon.com, zhangjinsong2@huawei.com, huangdaode@hisilicon.com, zhangfeng56@huawei.com, michael.d.kinney@intel.com, lersek@redhat.com, wanghuiqiang@huawei.com MIME-Version: 1.0 Errors-To: edk2-devel-bounces@lists.01.org Sender: "edk2-devel" Main Changes since v1 : 1 Submit separate patch to drop the leading 0 for Hi1620Pci.asl; 2 Add Fix USB crash issue patch; 3 Modify some code style issues; 4 Drop "Use CalculateCrc16 in BaseLib" patch; 5 Refactor "Remove SerdesLib" patch; 6 Add patch for move some header files to edk2-non-osi/; Code can also be found in github: https://github.com/hisilicon/OpenPlatformPkg.git branch: 1902-platforms-v2 Jason Zhang (1): Hisilicon/D06: Fix access variable fail issue Ming Huang (16): Hisilicon/D0x: Add DriverHealthManagerDxe Hisilicon/D06: Optimize SAS driver for reducing boot time Hisilicon/D06: Drop the leading 0 (0x0 -> 0x) Hisilicon/D06: Add more PCIe port INT-x support Hisilicon/D0x: Rename StartupAp() function Hisilicon/D06: Use HCCS speed with 2.6G Hisilicon/D06: Add PCI_OSC_SUPPORT Hisilicon/D06: Modify for IMP self-Adapte support Hisilicon/D06: Add Setup Item "Support DPC" and delete some PCIe menus Hisilicon/D06: Use new flash layout Hisilicon/D06: Remove SECURE_BOOT_ENABLE definition Hisilicon/D0x: Remove SP805 watchdog pcd Hisilicon/D06: Fix USB crash issue(4079) Hisilicon/D0x: Remove and tidy some codes about SerdesLib Hisilicon/D0x: Delete some header files Hisilicon/D0x: Modify version to 19.02 xingjiang tang (1): Hisilicon/D06: Add OemGetCpuFreq to encapsulate difference Platform/Hisilicon/D03/D03.dsc | 8 +- Platform/Hisilicon/D05/D05.dsc | 8 +- Platform/Hisilicon/D06/D06.dsc | 19 +- Platform/Hisilicon/D03/D03.fdf | 1 + Platform/Hisilicon/D05/D05.fdf | 1 + Platform/Hisilicon/D06/D06.fdf | 18 +- Platform/Hisilicon/D03/EarlyConfigPeim/EarlyConfigPeimD03.inf | 1 + Platform/Hisilicon/D03/Library/OemMiscLib2P/OemMiscLib2PHi1610.inf | 2 +- Platform/Hisilicon/D05/EarlyConfigPeim/EarlyConfigPeimD05.inf | 1 + Platform/Hisilicon/D05/Library/OemMiscLibD05/OemMiscLibD05.inf | 1 + Platform/Hisilicon/D06/EarlyConfigPeim/EarlyConfigPeimD06.inf | 1 + Platform/Hisilicon/D06/Library/OemMiscLibD06/OemMiscLibD06.inf | 1 + Silicon/Hisilicon/Drivers/Smbios/MemorySubClassDxe/MemorySubClassDxe.inf | 1 + Silicon/Hisilicon/Drivers/Smbios/ProcessorSubClassDxe/ProcessorSubClassDxe.inf | 1 + Silicon/Hisilicon/Drivers/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf | 4 +- Silicon/Hisilicon/Drivers/VirtualEhciPciIo/VirtualEhciPciIo.inf | 1 + Silicon/Hisilicon/Hi1610/Drivers/IoInitDxe/IoInitDxe.inf | 1 + Silicon/Hisilicon/Library/ArmPlatformLibHisilicon/ArmPlatformLib.inf | 1 - Silicon/Hisilicon/Library/BmcConfigBootLib/BmcConfigBootLib.inf | 1 + Silicon/Hisilicon/Library/I2CLib/I2CLib.inf | 1 + Silicon/Hisilicon/Library/I2CLib/I2CLibRuntime.inf | 1 + Platform/Hisilicon/D06/Include/Library/CpldD06.h | 4 + Silicon/Hisilicon/Hi1610/Include/Library/SerdesLib.h | 131 --------- Silicon/Hisilicon/Hi1616/Include/Library/SerdesLib.h | 86 ------ Silicon/Hisilicon/Hi1620/Include/Library/SerdesLib.h | 85 ------ Silicon/Hisilicon/Include/Library/IpmiCmdLib.h | 110 ------- Silicon/Hisilicon/Include/Library/LpcLib.h | 113 ------- Silicon/Hisilicon/Include/Library/OemAddressMapLib.h | 45 --- Silicon/Hisilicon/Include/Library/OemConfigData.h | 1 + Silicon/Hisilicon/Include/Library/OemMiscLib.h | 75 +++++ Silicon/Hisilicon/Include/Library/PlatformSysCtrlLib.h | 112 ------- Silicon/Hisilicon/Hi1620/Hi1620OemConfigUiLib/OemConfigVfr.vfr | 4 +- Platform/Hisilicon/D03/EarlyConfigPeim/EarlyConfigPeimD03.c | 2 +- Platform/Hisilicon/D03/Library/OemMiscLib2P/BoardFeature2PHi1610.c | 1 - Platform/Hisilicon/D03/Library/OemMiscLib2P/OemMiscLib2PHi1610.c | 2 +- Platform/Hisilicon/D05/EarlyConfigPeim/EarlyConfigPeimD05.c | 2 +- Platform/Hisilicon/D05/Library/OemMiscLibD05/BoardFeatureD05.c | 1 - Platform/Hisilicon/D05/Library/OemMiscLibD05/OemMiscLibD05.c | 3 +- Platform/Hisilicon/D06/EarlyConfigPeim/EarlyConfigPeimD06.c | 2 +- Platform/Hisilicon/D06/Library/OemMiscLibD06/BoardFeatureD06.c | 1 - Platform/Hisilicon/D06/Library/OemMiscLibD06/OemMiscLibD06.c | 25 +- Platform/Hisilicon/D06/Library/OemNicLib/OemNicLib.c | 281 ++++-------------- Silicon/Hisilicon/Drivers/Smbios/SmbiosMiscDxe/Type09/MiscSystemSlotDesignationFunction.c | 2 +- Silicon/Hisilicon/Hi1620/Hi1620OemConfigUiLib/OemConfig.c | 6 +- Silicon/Hisilicon/Hi1620/Hi1620AcpiTables/Dsdt/Hi1620Pci.asl | 311 +++++++++++++------- Silicon/Hisilicon/Hi1620/Hi1620OemConfigUiLib/PcieConfig.hfr | 197 +------------ Silicon/Hisilicon/Hi1620/Hi1620OemConfigUiLib/PcieConfigStrings.uni | 3 +- 47 files changed, 408 insertions(+), 1271 deletions(-) delete mode 100755 Silicon/Hisilicon/Hi1610/Include/Library/SerdesLib.h delete mode 100644 Silicon/Hisilicon/Hi1616/Include/Library/SerdesLib.h delete mode 100644 Silicon/Hisilicon/Hi1620/Include/Library/SerdesLib.h delete mode 100644 Silicon/Hisilicon/Include/Library/IpmiCmdLib.h delete mode 100755 Silicon/Hisilicon/Include/Library/LpcLib.h delete mode 100644 Silicon/Hisilicon/Include/Library/OemAddressMapLib.h delete mode 100644 Silicon/Hisilicon/Include/Library/PlatformSysCtrlLib.h -- 2.9.5 _______________________________________________ edk2-devel mailing list edk2-devel@lists.01.org https://lists.01.org/mailman/listinfo/edk2-devel