From patchwork Fri May 12 20:15:22 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ralph Siemsen X-Patchwork-Id: 681214 Delivered-To: patch@linaro.org Received: by 2002:a5d:4a41:0:0:0:0:0 with SMTP id v1csp4141461wrs; Fri, 12 May 2023 13:17:28 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5JHuTRO1YVLUy8FwaTSNpE8kzUTviD6lBnedqHA6yvo4FjLW7v/X7eFpvJ+mayFz9ndr/Z X-Received: by 2002:a17:90a:d711:b0:250:43a6:fb02 with SMTP id y17-20020a17090ad71100b0025043a6fb02mr23702252pju.20.1683922648361; Fri, 12 May 2023 13:17:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1683922648; cv=none; d=google.com; s=arc-20160816; b=tfP8Q7Av5SlGHS0HNjrZzLLW2CY4OAp9gGzEMHGkOfssSbe27eKk6Gsm07JpJsHOqM 3iO5iAwzrA1SM8mHFMzNalRvpSDvD8gJgrOk/Wp96QmMWTPPWe6T/q9gPhQkd44bDvb1 WSLUbnA91nnZFaJEiVq1SSLT5xCBVObNRZDgMgn6q4ScF5cHHXWADS/DjqHqjo+ht1rK qZ09VkPdvnuVRXAHO65FLG5jpV+o5LJcelo+QJmT/ENmQZoqu+HjZm1XTi5hQApn7hRr 7jYGEPbw+lMV84wcEePoep84vTBMVVw3I8tlhc/xnjAwS6U6mBQwiRC7J9TEzzqZvlti 0qqQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=vtx02p5RFW2RiItuE5S0Xp7OSpCaG6NNd7P5vX++hr0=; b=AjgF4BbrmIE0ZY7nG3mwHAuMFwULCCbfzC+fqgXcCBDgNAwOfUiAFrGRdmlsbpGMet ALwH8JD68tGRsIA/RBBw/szOpmHWNrACyc6W4xy01g3hn8HoorgfNLjBGdxu4ElwLFQm 7btCA30TfHNP0CwFALmJSrh8QGPxQBGpeLLJht0cddyN7KsfEgACLZAmwWK7ikWkucg+ kPhhQCXyK6idLOaW9fCa7HgMszMur42PoQJqWK0s3fcgUjvGTG7T1OaGREhvXai5TBEZ 1ROmgBQKUiXGVG0sh3/xmkmiVkegoO4/Vb/u+tNaYD1UGlS/SWs1cKgLpaD12PjsauaB m7pA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="TQq/X+vf"; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [85.214.62.61]) by mx.google.com with ESMTPS id v22-20020a636116000000b0053060907221si7071817pgb.569.2023.05.12.13.17.27 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 May 2023 13:17:28 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) client-ip=85.214.62.61; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="TQq/X+vf"; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id CE66E863AF; Fri, 12 May 2023 22:15:58 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="TQq/X+vf"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 8471986376; Fri, 12 May 2023 22:15:48 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-qk1-x72c.google.com (mail-qk1-x72c.google.com [IPv6:2607:f8b0:4864:20::72c]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id DFEA7862F2 for ; Fri, 12 May 2023 22:15:44 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=ralph.siemsen@linaro.org Received: by mail-qk1-x72c.google.com with SMTP id af79cd13be357-75773252cbfso701417085a.2 for ; Fri, 12 May 2023 13:15:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1683922543; x=1686514543; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=vtx02p5RFW2RiItuE5S0Xp7OSpCaG6NNd7P5vX++hr0=; b=TQq/X+vfCMUaFjEkmQmfeQ4uuo1gOs2Qo9JyWxQz0SBADVg7dz9jXEK0anstKexdIO kIDuG+mlF/BD3xs21QE9sF2F2E/1aKSeGrkv9bx5b1C+Vzqq6yIoRR9rgqj5p1A1MlZr jkBaCeFpACxCUI90pgn9e4wv66CbI2nsYZBux0PsCWCL+q+U51uSw10YRZSHW1uOm3SM KcePEdlXsdVD/e/Rd05cS1uYq/UMFka7vESakX8eKLuurvL0igsl/YkteJwMHVA0N0VM KCYmUV66gowDXCNIJKMutGmpJFfz22x+3PdlMD628hoo8dSU1YtOoc9xlJhrWHxQ/2GE SVNA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1683922543; x=1686514543; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vtx02p5RFW2RiItuE5S0Xp7OSpCaG6NNd7P5vX++hr0=; b=AhP5gdEEYUh7pa8vg2J3kagVFEeFGD5hj/D+u8kkbJHZ3UMWy8fr4xTUzAIGzI2od/ 1c94OVWNgmVRe7MarvT9ttefGF6vfOK00OoGmmfnxlbmHNlNHITCXIFoUxwEeiS1hvBB bpyUpvnrRLOaBGTE0vWkXl8y2+LUFVsX27B/2zD/wB45m1rE+CQ97J9P3UaMFFUI+rrI 0rQ1E+cAdTaI57dv9FQ5uBD/RrW1g6tTQ6nxnvuTpW0ZJQaSN4wpJZan4oeWH+ZTzjnt kjZ2js4YZ0CSRy+XqjID5X+zL8F8tsmocYJCE2VCZwWp5H1iUIPVOQT8TsjOlksMzax3 dIpA== X-Gm-Message-State: AC+VfDx9k34FV85rcAhNCMEm7pRkjtHO2N49oeD7zR33uBhMG3KLyxUX /UJ6h+GfdxJ90l+C5zI8/m1CSTX+yt7va7v8xesrHw== X-Received: by 2002:ad4:5e88:0:b0:5ef:4565:a441 with SMTP id jl8-20020ad45e88000000b005ef4565a441mr41809343qvb.13.1683922543582; Fri, 12 May 2023 13:15:43 -0700 (PDT) Received: from maple.netwinder.org (rfs.netwinder.org. [206.248.184.2]) by smtp.gmail.com with ESMTPSA id mi4-20020a056214558400b005ef6557834fsm3183223qvb.62.2023.05.12.13.15.42 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 May 2023 13:15:43 -0700 (PDT) From: Ralph Siemsen To: u-boot@lists.denx.de Cc: Marek Vasut , Ralph Siemsen , Marek Vasut , Adam Ford , Angus Ainslie , Fabio Estevam , Sebastian Krzyszkowiak , Tim Harvey , Weijie Gao , Yanhong Wang Subject: [PATCH v5 10/10] doc: renesas: add Renesas board docs Date: Fri, 12 May 2023 16:15:22 -0400 Message-Id: <20230512201522.2295937-11-ralph.siemsen@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230512201522.2295937-1-ralph.siemsen@linaro.org> References: <20230512201522.2295937-1-ralph.siemsen@linaro.org> MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.8 at phobos.denx.de X-Virus-Status: Clean As a starting point, list all currently supported Renesas boards. For the RZ/N1 board, add details about booting and flashing. Signed-off-by: Ralph Siemsen Reviewed-by: Marek Vasut --- (no changes since v5) Changes in v5: - added renesas dir to doc/board/index.rst - corrections to list of Renesas boards - move RZ/N1 detail into its own file - moved binman description ahead of mkimage doc/board/index.rst | 1 + doc/board/renesas/index.rst | 10 +++++ doc/board/renesas/renesas.rst | 45 ++++++++++++++++++++ doc/board/renesas/rzn1.rst | 77 +++++++++++++++++++++++++++++++++++ 4 files changed, 133 insertions(+) create mode 100644 doc/board/renesas/index.rst create mode 100644 doc/board/renesas/renesas.rst create mode 100644 doc/board/renesas/rzn1.rst diff --git a/doc/board/index.rst b/doc/board/index.rst index b2da6ec553..9040e16e01 100644 --- a/doc/board/index.rst +++ b/doc/board/index.rst @@ -33,6 +33,7 @@ Board-specific doc openpiton/index purism/index qualcomm/index + renesas/index rockchip/index samsung/index siemens/index diff --git a/doc/board/renesas/index.rst b/doc/board/renesas/index.rst new file mode 100644 index 0000000000..fb6558ec11 --- /dev/null +++ b/doc/board/renesas/index.rst @@ -0,0 +1,10 @@ +.. SPDX-License-Identifier: GPL-2.0+ + +Renesas +======= + +.. toctree:: + :maxdepth: 2 + + renesas + rzn1 diff --git a/doc/board/renesas/renesas.rst b/doc/board/renesas/renesas.rst new file mode 100644 index 0000000000..04dee8da24 --- /dev/null +++ b/doc/board/renesas/renesas.rst @@ -0,0 +1,45 @@ +.. SPDX-License-Identifier: GPL-2.0+ + +Renesas +======= + +About this +---------- + +This document describes the information about Renesas supported boards +and their usage steps. + +Renesas boards +-------------- + +Renesas is a SoC solutions provider for automotive and industrial applications. + +U-Boot supports several Renesas SoC families: + +* R-Car Gen2 (32-bit) + - Blanche board + - Gose board + - Koelsch board + - Lager board + - Silk board + - Porter board + - Stout board +* R-Car Gen3 (64-bit) + - Condor board + - Draak board + - Eagle board + - Ebisu board + - Salvator-X and Salvator-XS boards + - ULCB board +* R-Car Gen4 (64-bit) + - Falcon board + - Spider board + - Whitehawk board +* RZ/A1 (32-bit) + - GR-PEACH board +* RZ/G + - Beacon-rzg2 board + - Hihope-rzg2 board + - ek874 board +* RZ/N1 (32-bit) + - Schneider rzn1-snarc board diff --git a/doc/board/renesas/rzn1.rst b/doc/board/renesas/rzn1.rst new file mode 100644 index 0000000000..2750629e81 --- /dev/null +++ b/doc/board/renesas/rzn1.rst @@ -0,0 +1,77 @@ +.. SPDX-License-Identifier: GPL-2.0+ + +Renesas RZ/N1 +============= + +Building +-------- + +This document describes how to build and flash U-Boot for the RZ/N1. + +U-Boot +^^^^^^ + +Clone the U-Boot repository and build it as follows: + +.. code-block:: bash + + git clone --depth 1 https://source.denx.de/u-boot/u-boot.git + cd u-boot + make rzn1_snarc_defconfig + make CROSS_COMPILE=arm-linux-gnu- + +This produces `u-boot` which is an ELF executable, suitable for use with `gdb` +and JTAG debugging tools. + +It also produceds `u-boot.bin` which is a raw binary. + +Binman +^^^^^^ + +The BootROM in the RZ/N1 SoC expects to find the boot image in SPKG format. +This format is documented in Chapter 7.4 of the RZ/N1 User Manual. + +The `binman` tool may be used to generate the SPKG format for booting. +This tool and its pre-requisites must be installed as per +:doc:`../../../tools/binman/binman.rst`` + +.. code-block:: bash + + binman -d arch/arm/dts/r9a06g032-rzn1-snarc.dtb -o + +This will produce `u-boot.bin.spkg` in the specified directory. It can +then be flashed into QSPI, NAND, or loaded via USB-DFU mode. + +SPKG image +^^^^^^^^^^ + +Alternatively, the same SPKG image can be built by calling `mkimage` as follows: + +.. code-block:: bash + + tools/mkimage -n board/schneider/rzn1-snarc/spkgimage.cfg \ + -T spkgimage -a 0x20040000 -e 0x20040000 \ + -d u-boot.bin u-boot.bin.spkg + +This produces `u-boot.bin.spkg` which can be flashed into QSPI, NAND, or loaded +via USB-DFU mode. + +Take note of the load and execution address, which are encoded into the SPKG +headers. For development convenience, mkimage computes the execution offset +(part of the SPKG header) by subtracting the supplied load address from the +supplied execution address. + +Also note there are other parameters, notably ECC configuration in the case of +boot from NAND, specified in the `spkgimage.cfg` configuration file. + +Flashing +-------- + +The RZ/N1 is able to boot from QSPI, NAND, or via USB (DFU). In all cases the +on-board BootROM expects for the binary to be wrapped with a "SPKG" header. + +It is possible to recover a bricked unit by using the USB (DFU) boot mode. This +allows uploading U-Boot into the internal RAM. Thereafter U-Boot can be used to +program the QSPI and/or NAND, making use of U-Boot dfu mode. + +Otherwise the only other option for recovery is via JTAG.