From patchwork Wed Jul 21 14:17:16 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Peng Fan \(OSS\)" X-Patchwork-Id: 483301 Delivered-To: patch@linaro.org Received: by 2002:a02:c94a:0:0:0:0:0 with SMTP id u10csp6213910jao; Wed, 21 Jul 2021 06:49:53 -0700 (PDT) X-Google-Smtp-Source: ABdhPJydSqoixFR0RafY5CcTDrMySbqvdDYL1uzzAWgpGs+sz8xCKA8Pz8cLaX9AYNXOnK+FFh5l X-Received: by 2002:aa7:d3da:: with SMTP id o26mr48382358edr.304.1626875392857; Wed, 21 Jul 2021 06:49:52 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1626875392; cv=pass; d=google.com; s=arc-20160816; b=BDV1eQwMQ0TohbEJ80X1xtNV1Y11AIQuFNsA+MvjV6XP3UNK6UP8XM6/Ab8aaoRlu+ YoX9uDV8O17+dD780hQI+oA1J44xW/YQ2P+W+3njDFy1g2mLKN4Z/Jf1cRt8SG19Krpm A8sNuuOEiuwZiPYK1MebRxDpA+wwVLqvSEYAvJJp3bXZ6AIe9EkIAr+bQqFrar6PZkrd 9XZJGafOfovtM9hgsUr6zprpoEMXFdSah1ieGF4hIOaKc/TxV4jjXOZysM+SQXVvrZ8E tq7A5x2U1xx302itIglB0p9+FXtPeFH2mAg0Iwqp5U2jA67BVc8eqNnN9L1LFoXsKrcm EOQw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:mime-version :content-transfer-encoding:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=8xwnuBWKC4cMPv6Jh8UFOwbj+SWVlU+9n0TylTuQE9w=; b=ge/UxOrHS989NKKyBhNNYQDS7ustuIFO+AnCGOd2+7HVxY7I7U9tBBXTgQChz/mOnW 3XsuZrkiP9fCKLtPfucpW2nFRhs5xvVzH8FOh1dduas64l7sWAyvPjJQtay4sFFPFgN6 29gsunaig/8HAn/fwl7h6GhW+r9VxbFOT8BKznDUuTja7JKAyuw2L3QbGGOtOZxLMOAY vNHJCm/yoe/l9T/GxXRJLZLYQDxrkuZfYr21Dbc+sPOcb2FUHlYi9evELxmsu+OvGt+L fEVxs5Lu5OlGe6Rf6dHhUYNefahlk3yVaun4Bog6WiCZFK6dKdnsgEWc+HsJTngBEAY4 aJhQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@NXP1.onmicrosoft.com header.s=selector2-NXP1-onmicrosoft-com header.b=SdDi7tAM; arc=pass (i=1 spf=pass spfdomain=oss.nxp.com dkim=pass dkdomain=oss.nxp.com dmarc=pass fromdomain=oss.nxp.com); spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from phobos.denx.de (phobos.denx.de. [85.214.62.61]) by mx.google.com with ESMTPS id z14si26591552edr.61.2021.07.21.06.49.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 Jul 2021 06:49:52 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) client-ip=85.214.62.61; Authentication-Results: mx.google.com; dkim=pass header.i=@NXP1.onmicrosoft.com header.s=selector2-NXP1-onmicrosoft-com header.b=SdDi7tAM; arc=pass (i=1 spf=pass spfdomain=oss.nxp.com dkim=pass dkdomain=oss.nxp.com dmarc=pass fromdomain=oss.nxp.com); spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 5D19B82C88; Wed, 21 Jul 2021 15:46:44 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=oss.nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="SdDi7tAM"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 73CFC82D13; Wed, 21 Jul 2021 15:44:58 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-0.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,FORGED_SPF_HELO,MSGID_FROM_MTA_HEADER,SPF_HELO_PASS autolearn=no autolearn_force=no version=3.4.2 Received: from EUR04-VI1-obe.outbound.protection.outlook.com (mail-vi1eur04on062c.outbound.protection.outlook.com [IPv6:2a01:111:f400:fe0e::62c]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 9201E82C95 for ; Wed, 21 Jul 2021 15:44:48 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=oss.nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=peng.fan@oss.nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=YeC1FBYPU4m1dAWMfhBfrloTRz/AmfojBxRtAPvk633J6Qxy6QyBtlLHApmOo91AtVxCuAQBXn24C5GcX578vjV+4LV0RnpvSdgEgqZICICyTVDS/Z/W4/Lw5i4icKwIWwiqR1J0OO9NY0IZ6Pd8ySd2uER85YLE0EooKTAoD/J7KxgXQ+uqfaOU9kEhx1gi62SZqXjl0lXxAoeZriu0IzxA2wKSSiQRV5UeWKxjRcFakE9fkx67V6DE6ZD0MSKOZ1rHPB2v2FLyiaWScobENTRLQ+ZIzatjslXqLIKgLZH7kLtfMdY8czyIVR1F9zDiYVy/6KTTf2CTW0DlL7FNAA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=8xwnuBWKC4cMPv6Jh8UFOwbj+SWVlU+9n0TylTuQE9w=; b=MICVtnBX4dVzbEphbPN0Y0jGdTvWvLRmtoZ4hZwFwMD+j1WmirCXWAW5q1MjAyYxXAelyqsJd+l4DQ8urLDJrIDhE1kiJ9tZEN3czq8IQYxL21hlvksfk2bzcJk7FIWeCiSZlPOBvaDlHwH/RWFXIY+Nu10vf/aVtmX8Yv5cPxGo9h0Mf1/NZuqE6eyDvSqkxrO9gdjYABvT4k7NztzETkr1hQaJmtoV3/gNwAL1XUG05smPgW3RZf6GzgChkAzXCZXuk2tdyp4LNdzeUppcU0K+n/qZvvERAC1LPJzXjAQWZRDzEe0IXdYEr+0pnWhw7xVROUeRX9mO0ryjbh16Pg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=8xwnuBWKC4cMPv6Jh8UFOwbj+SWVlU+9n0TylTuQE9w=; b=SdDi7tAMQ1k1Daj7Y0TREuPSJq9Bpm36OjyJmLOpqXzUke2EXKOiUmsw2lI/72E/rXgG5maIu2ZqCt7IDtnq5Pi+uIeYua2bUvjeCemWH2kN0RZRtuvGuhXqP4UKwg+Z+GKoYbEn+ZV/1lHBrQW3AtNXu9odlS2MXsRL+IJ6ylc= Authentication-Results: denx.de; dkim=none (message not signed) header.d=none; denx.de; dmarc=none action=none header.from=oss.nxp.com; Received: from DB6PR0402MB2760.eurprd04.prod.outlook.com (2603:10a6:4:a1::14) by DB6PR0402MB2757.eurprd04.prod.outlook.com (2603:10a6:4:94::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.29; Wed, 21 Jul 2021 13:44:46 +0000 Received: from DB6PR0402MB2760.eurprd04.prod.outlook.com ([fe80::c445:d742:eb76:86dd]) by DB6PR0402MB2760.eurprd04.prod.outlook.com ([fe80::c445:d742:eb76:86dd%9]) with mapi id 15.20.4331.034; Wed, 21 Jul 2021 13:44:46 +0000 From: "Peng Fan (OSS)" To: sbabic@denx.de, festevam@gmail.com Cc: uboot-imx@nxp.com, u-boot@lists.denx.de, Peng Fan Subject: [PATCH V4 35/44] arm: imx8ulp: add iomuxc support Date: Wed, 21 Jul 2021 22:17:16 +0800 Message-Id: <20210721141725.23346-36-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.30.0 In-Reply-To: <20210721141725.23346-1-peng.fan@oss.nxp.com> References: <20210721141725.23346-1-peng.fan@oss.nxp.com> X-ClientProxiedBy: SG2PR0401CA0015.apcprd04.prod.outlook.com (2603:1096:3:1::25) To DB6PR0402MB2760.eurprd04.prod.outlook.com (2603:10a6:4:a1::14) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from linux-1xn6.ap.freescale.net (119.31.174.71) by SG2PR0401CA0015.apcprd04.prod.outlook.com (2603:1096:3:1::25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.21 via Frontend Transport; Wed, 21 Jul 2021 13:44:44 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: b50aeb5b-92d1-448f-39fd-08d94c4db3ee X-MS-TrafficTypeDiagnostic: DB6PR0402MB2757: X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:586; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 9LQhAVp+Yy70CJQ7unoOtSPMB4YNR2XvDOeV7pE7nh5zun/jCMUJesAre3JywbUnhz/otVW0rNTCuUi8m0hQ3LG7HDeBboUMrvSh2wo4Z9Fa1Gh5uEEsYiPCPH6WYOOrQ3FAoiaLL4wUahNw4LK0HxeHPUbC3T56mKiBpPVS5UQdgQ5KVfGS+qm31/ub3780EhdhrdtOOd765X+Xod0d0iOHeP/y263HEUMKMPe9V2v9k7FQtIEjrcde+ZEoLbppVIWygiUaGUR6AA+uRiuoeEQQPb0ZT8Pwu8myd8lvpuvTRe48XCun9hbSR4gxWAjUoAoDEVWDAJxx3qm8bprNVuZtmDY5tXCRliuPov2yxPZ9ppSrM4ddnsE7FZ27PPUqZWcfFzeh//fMNM9HjLf8F0CnGwvnlzQ05iSOrU7fUHLWw27LGU+kp1S6zyKPiZj+rLQB5SZ4ijObWe9AINTxBsCOoYXNQaHCg/+/2EDApz7r1u1bYsyvU50z/2047IwzlDF/tkdINmhLqJLi/GfZe1QdXqExt5KgOxRqwP0EwUo49kWqkzc4UfCAWanfxLrc3mFpllBdYvKwwJYPlNp/Cb7LNGL8fVdbXvM89dIS6jHUWIzUP5IE7r6AqBne8zfTwYTtxn5tiAjScHlrTHMMrGq6l2Q7vLVJDh9h3XLwqKKqOV6G/9V/yxsDrOVMWb9tl4ALy8dM2EuGLKbat0ljHea+4r3CEP+etc6NJr5zNv0= X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DB6PR0402MB2760.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(376002)(396003)(39860400002)(346002)(366004)(136003)(4326008)(38350700002)(5660300002)(186003)(86362001)(6666004)(6506007)(2906002)(26005)(8676002)(83380400001)(52116002)(8936002)(6486002)(478600001)(316002)(6512007)(38100700002)(66946007)(66556008)(956004)(1076003)(2616005)(66476007)(32563001); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: IsFYFdsYhFGgycQrLSWIAcZCk6xPRCyaLcnx9rTTTmHcfjEgrmuSl2EmbflZC0dP/AhsPSRB86na10icFb/oJdXRROkx0+SyapBEgFVJ3hWd/dVjgDVXJr+4WLoS7iPXEgAvghuMQfFQkvyMOL11rzSQtbMO9Detfsq0R6S+GX8Rjsszc09rZbLot4BS4WhtvuWrH/Mjpv8g3Y6YyyIMeqbdUjE06fgzgdROWt4Nb44YJjxOLwsff6WA0FcnlY2qCqLGNtfmTbM/HMDXPW+zmOEb57v2GDhZUNpXdy1lCKX09H/9k7p6PUXl8WL0KJKMpX/O6XedhjK0C3WRepCQPn4D7t98nucUuKFBaPBssRuyuC11jvmBJb0nfqxjjOMFqJEBTXPTaZiQsPsXWKvYoIDFMcIzF+XEUPou9CIXpflAtTdSA3nMpimIlwFmGHZnrxgoKpaIOSCTtOSrh9j481d3BGksYetF2qngjHlxC+QHDoEyEhWDtg1JFXiKgln/LSt5FZS6BLpOcwTQv5FH6nx0zJkJwvZyaSTs5K7OYfsO8uWvrveqnVk7EOLRFNFvOWySdb7Aix+mM4kDP6IQWb5BlLCO1OA5hIBW9fcjdzvc35R6nU8JjrbDN0dKwaLGh6ImW5DSbK+MsDvr2kXXeb05KNvqbHgYTX9ieYQ/Q4O6WPraGyne2yt5Ah/igfNUmaIxUfsk9x2yGYgpwzoAAVOgphuwP41SVoqMvOfUQKm8P3vvXuzAnf6gDD8zjmjJ7HTTrOxo4w4Y6euuKMQv+9OhLAZNBm6QA635M6JS6MP8dD3/9oFMsB3yPUNEOjvCCNbjz2WoGuaM4MX/kYpLC24RZb4GUkCwD06EzKBBUw6Z8mCEfJndCSF0RSf7yYChOOUB3TfUfjLvX+PyEC/i9DJ2pbcrBPrgrmJyOrKUEVdshaP4yvCY1LT2/WJWIl+NjP0eTdT4WIGtRMr0bwPJSLa5jx0dec7O0jHo3bA3Mx+RaP1VKtgeMad+BPpCB+xbSYmSf0zbCUw3aMUoZfwET7Vf1q21bzQfzwagf03z/EFhV0JGfq/hRoaSLxLq8pEvyQz5TmjvT+YFT1/4TpiPo9NCg70whXBRLktRWfMW6gdcnVr+1qQWEoX3BuHki5qijnYp3/Oa2jBhz/MJIWqLtQNCUr6KgxBL6CORfHG1M8TDDNZeXD6GCJXctCRrNjyb160s7RYHL6pu97HCP2AbN5vOmm35/1wOF6PkAGYDV2iP9tH3++uesBXwdTH5kmSKA+3cNBI6dR3Mm+FMXd034Qwl5hfs7vPAfq7JykdeXnNfC1pTxZNERiazJdAFDm26 X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: b50aeb5b-92d1-448f-39fd-08d94c4db3ee X-MS-Exchange-CrossTenant-AuthSource: DB6PR0402MB2760.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Jul 2021 13:44:46.7391 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: WwCzPKlq2TiT8nQ16jjNpCKzMa6c3VwPkMw8FQCk9TJB6vg6fTO3jDfyI5aCP4UsdrpOPNEMxCEXH8+C7+S8xA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB6PR0402MB2757 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.2 at phobos.denx.de X-Virus-Status: Clean From: Peng Fan Add i.MX8ULP iomuxc support Signed-off-by: Peng Fan --- arch/arm/include/asm/arch-imx8ulp/iomux.h | 82 +++++++++++++++++++++++ arch/arm/mach-imx/imx8ulp/iomux.c | 56 +++++++++++++++- 2 files changed, 137 insertions(+), 1 deletion(-) create mode 100644 arch/arm/include/asm/arch-imx8ulp/iomux.h -- 2.30.0 diff --git a/arch/arm/include/asm/arch-imx8ulp/iomux.h b/arch/arm/include/asm/arch-imx8ulp/iomux.h new file mode 100644 index 0000000000..0210489b1a --- /dev/null +++ b/arch/arm/include/asm/arch-imx8ulp/iomux.h @@ -0,0 +1,82 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * Copyright 2020 NXP + */ + +#ifndef __MACH_IMX8ULP_IOMUX_H__ +#define __MACH_IMX8ULP_IOMUX_H__ + +typedef u64 iomux_cfg_t; + +#define MUX_CTRL_OFS_SHIFT 0 +#define MUX_CTRL_OFS_MASK ((iomux_cfg_t)0xffff << MUX_CTRL_OFS_SHIFT) +#define MUX_SEL_INPUT_OFS_SHIFT 16 +#define MUX_SEL_INPUT_OFS_MASK ((iomux_cfg_t)0xffff << MUX_SEL_INPUT_OFS_SHIFT) + +#define MUX_MODE_SHIFT 32 +#define MUX_MODE_MASK ((iomux_cfg_t)0x3f << MUX_MODE_SHIFT) +#define MUX_SEL_INPUT_SHIFT 38 +#define MUX_SEL_INPUT_MASK ((iomux_cfg_t)0xf << MUX_SEL_INPUT_SHIFT) +#define MUX_PAD_CTRL_SHIFT 42 +#define MUX_PAD_CTRL_MASK ((iomux_cfg_t)0x7ffff << MUX_PAD_CTRL_SHIFT) + +#define MUX_PAD_CTRL(x) ((iomux_cfg_t)(x) << MUX_PAD_CTRL_SHIFT) + +#define IOMUX_PAD(pad_ctrl_ofs, mux_ctrl_ofs, mux_mode, sel_input_ofs, sel_input, pad_ctrl) \ + (((iomux_cfg_t)(mux_ctrl_ofs) << MUX_CTRL_OFS_SHIFT) | \ + ((iomux_cfg_t)(mux_mode) << MUX_MODE_SHIFT) | \ + ((iomux_cfg_t)(pad_ctrl) << MUX_PAD_CTRL_SHIFT) | \ + ((iomux_cfg_t)(sel_input_ofs) << MUX_SEL_INPUT_OFS_SHIFT) | \ + ((iomux_cfg_t)(sel_input) << MUX_SEL_INPUT_SHIFT)) + +#define NEW_PAD_CTRL(cfg, pad) (((cfg) & ~MUX_PAD_CTRL_MASK) | MUX_PAD_CTRL(pad)) + +#define IOMUX_CONFIG_MPORTS 0x20 +#define MUX_MODE_MPORTS ((iomux_v3_cfg_t)IOMUX_CONFIG_MPORTS << \ MUX_MODE_SHIFT) + +/* Bit definition below needs to be fixed acccording to ulp rm */ + +#define NO_PAD_CTRL BIT(18) +#define PAD_CTL_OBE_ENABLE BIT(17) +#define PAD_CTL_IBE_ENABLE BIT(16) +#define PAD_CTL_DSE BIT(6) +#define PAD_CTL_ODE BIT(5) +#define PAD_CTL_SRE_FAST (0 << 2) +#define PAD_CTL_SRE_SLOW BIT(2) +#define PAD_CTL_PUE BIT(1) +#define PAD_CTL_PUS_UP (BIT(0) | PAD_CTL_PUE) +#define PAD_CTL_PUS_DOWN ((0 << 0) | PAD_CTL_PUE) + +#define IOMUXC_PCR_MUX_ALT0 (0 << 8) +#define IOMUXC_PCR_MUX_ALT1 (1 << 8) +#define IOMUXC_PCR_MUX_ALT2 (2 << 8) +#define IOMUXC_PCR_MUX_ALT3 (3 << 8) +#define IOMUXC_PCR_MUX_ALT4 (4 << 8) +#define IOMUXC_PCR_MUX_ALT5 (5 << 8) +#define IOMUXC_PCR_MUX_ALT6 (6 << 8) +#define IOMUXC_PCR_MUX_ALT7 (7 << 8) +#define IOMUXC_PCR_MUX_ALT8 (8 << 8) +#define IOMUXC_PCR_MUX_ALT9 (9 << 8) +#define IOMUXC_PCR_MUX_ALT10 (10 << 8) +#define IOMUXC_PCR_MUX_ALT11 (11 << 8) +#define IOMUXC_PCR_MUX_ALT12 (12 << 8) +#define IOMUXC_PCR_MUX_ALT13 (13 << 8) +#define IOMUXC_PCR_MUX_ALT14 (14 << 8) +#define IOMUXC_PCR_MUX_ALT15 (15 << 8) + +#define IOMUXC_PSMI_IMUX_ALT0 (0x0) +#define IOMUXC_PSMI_IMUX_ALT1 (0x1) +#define IOMUXC_PSMI_IMUX_ALT2 (0x2) +#define IOMUXC_PSMI_IMUX_ALT3 (0x3) +#define IOMUXC_PSMI_IMUX_ALT4 (0x4) +#define IOMUXC_PSMI_IMUX_ALT5 (0x5) +#define IOMUXC_PSMI_IMUX_ALT6 (0x6) +#define IOMUXC_PSMI_IMUX_ALT7 (0x7) + +#define IOMUXC_PCR_MUX_ALT_SHIFT (8) +#define IOMUXC_PCR_MUX_ALT_MASK (0xF00) +#define IOMUXC_PSMI_IMUX_ALT_SHIFT (0) + +void imx8ulp_iomux_setup_pad(iomux_cfg_t pad); +void imx8ulp_iomux_setup_multiple_pads(iomux_cfg_t const *pad_list, unsigned int count); +#endif diff --git a/arch/arm/mach-imx/imx8ulp/iomux.c b/arch/arm/mach-imx/imx8ulp/iomux.c index c52ccdeaea..c6d20f5468 100644 --- a/arch/arm/mach-imx/imx8ulp/iomux.c +++ b/arch/arm/mach-imx/imx8ulp/iomux.c @@ -1,4 +1,58 @@ // SPDX-License-Identifier: GPL-2.0+ /* - * Copyright 2020 NXP + * Copyright 2020-2021 NXP */ + +#include +#include +#include +#include + +static void *base = (void *)IOMUXC_BASE_ADDR; +static void *base_mports = (void *)(0x280A1000); + +/* + * configures a single pad in the iomuxer + */ +void imx8ulp_iomux_setup_pad(iomux_cfg_t pad) +{ + u32 mux_ctrl_ofs = (pad & MUX_CTRL_OFS_MASK) >> MUX_CTRL_OFS_SHIFT; + u32 mux_mode = (pad & MUX_MODE_MASK) >> MUX_MODE_SHIFT; + u32 sel_input_ofs = + (pad & MUX_SEL_INPUT_OFS_MASK) >> MUX_SEL_INPUT_OFS_SHIFT; + u32 sel_input = + (pad & MUX_SEL_INPUT_MASK) >> MUX_SEL_INPUT_SHIFT; + u32 pad_ctrl_ofs = mux_ctrl_ofs; + u32 pad_ctrl = (pad & MUX_PAD_CTRL_MASK) >> MUX_PAD_CTRL_SHIFT; + + if (mux_mode & IOMUX_CONFIG_MPORTS) { + mux_mode &= ~IOMUX_CONFIG_MPORTS; + base = base_mports; + } else { + base = (void *)IOMUXC_BASE_ADDR; + } + + __raw_writel(((mux_mode << IOMUXC_PCR_MUX_ALT_SHIFT) & + IOMUXC_PCR_MUX_ALT_MASK), base + mux_ctrl_ofs); + + if (sel_input_ofs) + __raw_writel((sel_input << IOMUXC_PSMI_IMUX_ALT_SHIFT), base + sel_input_ofs); + + if (!(pad_ctrl & NO_PAD_CTRL)) + __raw_writel(((mux_mode << IOMUXC_PCR_MUX_ALT_SHIFT) & + IOMUXC_PCR_MUX_ALT_MASK) | + (pad_ctrl & (~IOMUXC_PCR_MUX_ALT_MASK)), + base + pad_ctrl_ofs); +} + +/* configures a list of pads within declared with IOMUX_PADS macro */ +void imx8ulp_iomux_setup_multiple_pads(iomux_cfg_t const *pad_list, u32 count) +{ + iomux_cfg_t const *p = pad_list; + int i; + + for (i = 0; i < count; i++) { + imx8ulp_iomux_setup_pad(*p); + p++; + } +}