From patchwork Wed Nov 14 09:01:12 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 151050 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp5437700ljp; Wed, 14 Nov 2018 01:03:45 -0800 (PST) X-Google-Smtp-Source: AJdET5eeS6Rw95uwi8tQPcH9GI1xncqbItYnXjb9lCdzL5eX7Fw4JQ6dx8TE3s1Nb/QvKbcucOjZ X-Received: by 2002:a17:906:f14e:: with SMTP id gw14-v6mr1202977ejb.231.1542186225521; Wed, 14 Nov 2018 01:03:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542186225; cv=none; d=google.com; s=arc-20160816; b=DJHKQe/IaXAewMUXMTuATaq5t+x4ByVxcaIE6bkkDCZnsHeJEYXjSETI0pPsmcsksW mbTqIv6nWOaeOg1eOvgPdQyeCh2Nl/xyqT8UucKG86Xg/upsCmgsty6Jv71g/6UGz3XP rQ9gmb3aUaTyENSa9v9nQnomFlts/UFHfw1tTf7BbKUhurQqSzlozkrPt85DzHLpoN9X IkmSTqANlUhxb3PYUGJM6CRgoI6rxUxIV+Y8Sh6TICNsuRHk076xX96OkKm9U5s4Cqo8 /qSLNp66JrU5EOah8ukaHWNVU4IAQ1j3Vb+Vz4tuFVLAcaLGdOvFuuT1U1qvMB4QpWPI vn1A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version :list-subscribe:list-help:list-post:list-archive:list-unsubscribe :list-id:precedence:subject:cc:references:in-reply-to:message-id :date:to:from:dkim-signature; bh=p+dZUv5XijZ1MIXuQb0X8mTeOlnue36UM8+tlD5fybM=; b=j4Ltw1X1Hors1bo2rNIJck8l0ZSO5FL9O6oXRzIhxe1IhNCqTb96MtAa/KzM6cCB0F 2DNXI4iapkaZrXP/176j8VnI/FvFKat5ax8wV6oSjw/EfX5XwgAhc4EX5sPagRFllHuF ihkfcNNvXG6IRv+8fk9+qA3OTFLGrp6Sd5X9Wx975w3d0+zmsI6mCPT0/QULoCnH/bXR 6mR87OjvLWshvYgCqqEZX01bAQZoEQGewOkVHJ0cBUCeAD+fYfd5wf4DUWixdgzfy+Qp 5stFFm7hlGhO3azpBH+wsudBGdPvwrvfn6w730q2EcRFHd+HzRJCV8/MDKd4jU1lzlQw cdrQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=XsVWRdQX; spf=pass (google.com: best guess record for domain of u-boot-bounces@lists.denx.de designates 81.169.180.215 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.denx.de (dione.denx.de. [81.169.180.215]) by mx.google.com with ESMTP id y18-v6si2167870ejg.151.2018.11.14.01.03.45; Wed, 14 Nov 2018 01:03:45 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of u-boot-bounces@lists.denx.de designates 81.169.180.215 as permitted sender) client-ip=81.169.180.215; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=XsVWRdQX; spf=pass (google.com: best guess record for domain of u-boot-bounces@lists.denx.de designates 81.169.180.215 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: by lists.denx.de (Postfix, from userid 105) id D6321C22081; Wed, 14 Nov 2018 09:02:46 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on lists.denx.de X-Spam-Level: X-Spam-Status: No, score=0.0 required=5.0 tests=RCVD_IN_MSPIKE_H2, T_DKIM_INVALID autolearn=unavailable autolearn_force=no version=3.4.0 Received: from lists.denx.de (localhost [IPv6:::1]) by lists.denx.de (Postfix) with ESMTP id A5A52C22079; Wed, 14 Nov 2018 09:01:51 +0000 (UTC) Received: by lists.denx.de (Postfix, from userid 105) id E2AB6C2207C; Wed, 14 Nov 2018 09:01:37 +0000 (UTC) Received: from mail-wm1-f66.google.com (mail-wm1-f66.google.com [209.85.128.66]) by lists.denx.de (Postfix) with ESMTPS id 17B95C22075 for ; Wed, 14 Nov 2018 09:01:34 +0000 (UTC) Received: by mail-wm1-f66.google.com with SMTP id i73-v6so9316583wmd.5 for ; Wed, 14 Nov 2018 01:01:34 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=/CmlmCmViZQAz4cyHIO2o3IkVmiv6Tq2TnwqaDNM8mQ=; b=XsVWRdQXse8rG6tQ1ve/MVw6TCb9UrQg74DPILYORHJtzNFBaD3sAM1AjbgMeAHX92 93EvoCJEN79615QkZpYx/CQaWDcCnASPzySR4GAMY4uosKH0HxaER78KmEFfonEhPs1V Bo5/GQ9FIzkvwTg7s72Pc52pne/w246RzvKiA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=/CmlmCmViZQAz4cyHIO2o3IkVmiv6Tq2TnwqaDNM8mQ=; b=mezoUuUFDjpffF9VfOgJoNapPcu8rloE1/Knf6EN8FB+SuYe3ZOz2xUJbxIBVt4ti2 TR8rUujzlznf/e+cI8deRFeHj8X+8o0uoYKjywgmlH5CwDVjsUi1vzVUihVtY5D2xDIS vhfiItkGdYG+Q7wwZ0yeXdFV8tNr8wx6SGRolVRmU6JIiBrWcrc6fXqdICSvd8pwItbs n9S6uNhticKEjao6NgplZQJhDu9ddjdyezc6ht+eC/KUwMV0SG5h08P0NvvoT+3YQjWR PEAwMbslGkpu7iOUuTTRKva4H2Ou5UV9iKy6PXRDiNX51QEEyMYGf1HNYde26JU1cipS mQ1g== X-Gm-Message-State: AGRZ1gI3fLh5L1AAIZAfXbRJXyplQSOwEzC3Ifs3ZPdG/5BFQDtUTw5M pCm739O6jhD4aUN1dkkm9rkJhg== X-Received: by 2002:a1c:8314:: with SMTP id f20-v6mr1145113wmd.120.1542186093705; Wed, 14 Nov 2018 01:01:33 -0800 (PST) Received: from lmecxl0911.lme.st.com ([2a04:cec0:1088:2b4c:4d39:8b22:d570:822a]) by smtp.gmail.com with ESMTPSA id j125-v6sm14474871wmb.12.2018.11.14.01.01.32 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 14 Nov 2018 01:01:33 -0800 (PST) From: Benjamin Gaignard X-Google-Original-From: Benjamin Gaignard To: patrick.delaunay@st.com, albert.u.boot@aribaud.net, sjg@chromium.org, christophe.kerello@st.com, patrice.chotard@st.com Date: Wed, 14 Nov 2018 10:01:12 +0100 Message-Id: <20181114090114.7727-3-benjamin.gaignard@st.com> X-Mailer: git-send-email 2.15.0 In-Reply-To: <20181114090114.7727-1-benjamin.gaignard@st.com> References: <20181114090114.7727-1-benjamin.gaignard@st.com> Cc: uboot-stm32@st-md-mailman.stormreply.com, u-boot@lists.denx.de Subject: [U-Boot] [PATCH v2 2/4] clk: stm32: add hardware spinlock clock X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.18 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" From: Benjamin Gaignard Add hardware spinlock in the list of the clocks. Signed-off-by: Benjamin Gaignard Reviewed-by: Simon Glass Reviewed-by: Patrice Chotard --- drivers/clk/clk_stm32mp1.c | 3 +++ 1 file changed, 3 insertions(+) diff --git a/drivers/clk/clk_stm32mp1.c b/drivers/clk/clk_stm32mp1.c index 6a8c7b754f..b7c5d34fe0 100644 --- a/drivers/clk/clk_stm32mp1.c +++ b/drivers/clk/clk_stm32mp1.c @@ -104,6 +104,7 @@ #define RCC_MP_APB2ENSETR 0XA08 #define RCC_MP_APB3ENSETR 0xA10 #define RCC_MP_AHB2ENSETR 0xA18 +#define RCC_MP_AHB3ENSETR 0xA20 #define RCC_MP_AHB4ENSETR 0xA28 /* used for most of SELR register */ @@ -534,6 +535,8 @@ static const struct stm32mp1_clk_gate stm32mp1_clk_gate[] = { STM32MP1_CLK_SET_CLR(RCC_MP_AHB2ENSETR, 8, USBO_K, _USBO_SEL), STM32MP1_CLK_SET_CLR(RCC_MP_AHB2ENSETR, 16, SDMMC3_K, _SDMMC3_SEL), + STM32MP1_CLK_SET_CLR(RCC_MP_AHB3ENSETR, 11, HSEM, _UNKNOWN_SEL), + STM32MP1_CLK_SET_CLR(RCC_MP_AHB4ENSETR, 0, GPIOA, _UNKNOWN_SEL), STM32MP1_CLK_SET_CLR(RCC_MP_AHB4ENSETR, 1, GPIOB, _UNKNOWN_SEL), STM32MP1_CLK_SET_CLR(RCC_MP_AHB4ENSETR, 2, GPIOC, _UNKNOWN_SEL),