From patchwork Tue Jul 6 10:01:06 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kunihiko Hayashi X-Patchwork-Id: 470433 Delivered-To: patch@linaro.org Received: by 2002:a02:c94a:0:0:0:0:0 with SMTP id u10csp4829049jao; Tue, 6 Jul 2021 03:01:50 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzwo8y67m8PSoSVg6MmBEi1TMbZfxazM6B2kHSct/FWb0NIBCuOYH71JNEIWMHiRoVDFrMJ X-Received: by 2002:a05:6402:406:: with SMTP id q6mr21762172edv.149.1625565710105; Tue, 06 Jul 2021 03:01:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1625565710; cv=none; d=google.com; s=arc-20160816; b=UMoKakao8IeWBmJ2NEMUJcSqCWh0F1BPWT7DrVIGcxO7JAh3xuulAngIZX3xOWdVhu 6nf9ILuYiczzaVwaczjfhhEl/S2Aa9CrPpfrUbjbKjGVCp2xsprpirp3MphANFNhJfpH TAo0ZJP3WW4eDmKGzB1If1bSH+H3CHWUHDy7k4FD4aOjEMOFCNAbhIMKDNQ7W73Xs/4S uOVZq0Xm2PMpEpnrsjULZwA+rbCu6etcV6N83s1fu8Xn2IS8yN1k8CwyzMm0cO7ztFlQ h0jANSYPR1OLOCCOndTpr6IRqZqzaY4Vo5WtU1c9KwJkHAwOr2Vc73/b+cVbPfilCOEQ fRsg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:references:in-reply-to :message-id:date:subject:cc:to:from; bh=AtLoFAFOKPc6v1pt+we4whziVaxDA2ei0FskUaf4EWg=; b=JE9LUSd0lMDPrcbqQOAJ2iCa8UgUQC5ylSahUDaMtjvrIqFZBAvYu0sP+kQeUCVBpT 8GTdgmiEnw+NUdRyITHWNdvpbwJqg8vrYGrospBAgaExfNEL2e+mtkQVDbikyD75UJfI p9+c9TRXpsknXMeisYIsww925gJBEKzTUAlNXl1n8H1aMqxOpeXCRdpoPIiGo4gi79KJ TabLYsB6DrmyQIW1OPZHpxLVEl0cPSB7DrY48k5QGGh+8Mi94M4wJ5tcEFbk6LpeBC6D 0Z9Y/dOK7wLjKbUpKZhvbhQ5p4z81u2GHPwg7mvAKmnvenn5Aey+gdxeuZmWUMZYMQgK VkGg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de Return-Path: Received: from phobos.denx.de (phobos.denx.de. [2a01:238:438b:c500:173d:9f52:ddab:ee01]) by mx.google.com with ESMTPS id w27si13684732ejk.544.2021.07.06.03.01.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 06 Jul 2021 03:01:50 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; Authentication-Results: mx.google.com; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 9B79D82C64; Tue, 6 Jul 2021 12:01:39 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=socionext.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Received: by phobos.denx.de (Postfix, from userid 109) id 118EC82C54; Tue, 6 Jul 2021 12:01:36 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE autolearn=ham autolearn_force=no version=3.4.2 Received: from mx.socionext.com (mx.socionext.com [202.248.49.38]) by phobos.denx.de (Postfix) with ESMTP id AB17082C1B for ; Tue, 6 Jul 2021 12:01:31 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=socionext.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=hayashi.kunihiko@socionext.com Received: from unknown (HELO iyokan2-ex.css.socionext.com) ([172.31.9.54]) by mx.socionext.com with ESMTP; 06 Jul 2021 19:01:30 +0900 Received: from mail.mfilter.local (m-filter-1 [10.213.24.61]) by iyokan2-ex.css.socionext.com (Postfix) with ESMTP id 082152043ACA; Tue, 6 Jul 2021 19:01:30 +0900 (JST) Received: from 172.31.9.51 (172.31.9.51) by m-FILTER with ESMTP; Tue, 6 Jul 2021 19:01:30 +0900 Received: from plum.e01.socionext.com (unknown [10.212.243.119]) by kinkan2.css.socionext.com (Postfix) with ESMTP id 927F4B62AB; Tue, 6 Jul 2021 19:01:29 +0900 (JST) From: Kunihiko Hayashi To: u-boot@lists.denx.de Cc: Masami Hiramatsu , Jassi Brar , Kunihiko Hayashi Subject: [PATCH 1/6] clk: uniphier: Add PCIe clock entry Date: Tue, 6 Jul 2021 19:01:06 +0900 Message-Id: <1625565671-30022-2-git-send-email-hayashi.kunihiko@socionext.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1625565671-30022-1-git-send-email-hayashi.kunihiko@socionext.com> References: <1625565671-30022-1-git-send-email-hayashi.kunihiko@socionext.com> X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.2 at phobos.denx.de X-Virus-Status: Clean Add clock control for PCIe controller on each SoC. Signed-off-by: Kunihiko Hayashi --- drivers/clk/uniphier/clk-uniphier-sys.c | 3 +++ 1 file changed, 3 insertions(+) -- 2.7.4 diff --git a/drivers/clk/uniphier/clk-uniphier-sys.c b/drivers/clk/uniphier/clk-uniphier-sys.c index c627a4b..ff5d364 100644 --- a/drivers/clk/uniphier/clk-uniphier-sys.c +++ b/drivers/clk/uniphier/clk-uniphier-sys.c @@ -29,6 +29,7 @@ const struct uniphier_clk_data uniphier_pxs2_sys_clk_data[] = { UNIPHIER_CLK_GATE_SIMPLE(15, 0x2104, 17), /* usb31 (Pro4, Pro5, PXs2) */ UNIPHIER_CLK_GATE_SIMPLE(16, 0x2104, 19), /* usb30-phy (PXs2) */ UNIPHIER_CLK_GATE_SIMPLE(20, 0x2104, 20), /* usb31-phy (PXs2) */ + UNIPHIER_CLK_GATE_SIMPLE(24, 0x2108, 2), /* pcie (Pro5) */ { /* sentinel */ } #endif }; @@ -43,6 +44,7 @@ const struct uniphier_clk_data uniphier_ld20_sys_clk_data[] = { UNIPHIER_CLK_GATE_SIMPLE(14, 0x210c, 14), /* usb30 (LD20) */ UNIPHIER_CLK_GATE_SIMPLE(16, 0x210c, 12), /* usb30-phy0 (LD20) */ UNIPHIER_CLK_GATE_SIMPLE(17, 0x210c, 13), /* usb30-phy1 (LD20) */ + UNIPHIER_CLK_GATE_SIMPLE(24, 0x210c, 4), /* pcie */ { /* sentinel */ } #endif }; @@ -62,6 +64,7 @@ const struct uniphier_clk_data uniphier_pxs3_sys_clk_data[] = { UNIPHIER_CLK_GATE_SIMPLE(18, 0x210c, 20), /* usb30-phy2 */ UNIPHIER_CLK_GATE_SIMPLE(20, 0x210c, 17), /* usb31-phy0 */ UNIPHIER_CLK_GATE_SIMPLE(21, 0x210c, 19), /* usb31-phy1 */ + UNIPHIER_CLK_GATE_SIMPLE(24, 0x210c, 3), /* pcie */ { /* sentinel */ } #endif };