From patchwork Mon Jul 2 11:36:36 2012 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rajeshwari Shinde X-Patchwork-Id: 9732 Return-Path: X-Original-To: patchwork@peony.canonical.com Delivered-To: patchwork@peony.canonical.com Received: from fiordland.canonical.com (fiordland.canonical.com [91.189.94.145]) by peony.canonical.com (Postfix) with ESMTP id AB88C23E23 for ; Mon, 2 Jul 2012 11:33:07 +0000 (UTC) Received: from mail-gh0-f180.google.com (mail-gh0-f180.google.com [209.85.160.180]) by fiordland.canonical.com (Postfix) with ESMTP id 75241A180E4 for ; Mon, 2 Jul 2012 11:33:07 +0000 (UTC) Received: by mail-gh0-f180.google.com with SMTP id z12so4310272ghb.11 for ; Mon, 02 Jul 2012 04:33:07 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20120113; h=x-forwarded-to:x-forwarded-for:delivered-to:received-spf:x-auditid :from:to:cc:subject:date:message-id:x-mailer:in-reply-to:references :x-brightmail-tracker:x-tm-as-mml:x-gm-message-state; bh=GGywXiNUSR7bKvNbGMDr/fkq7+/vzf/kKT1CuvyU/ZU=; b=DVQH2XR82uo1Xow3OrxSDJLg2rVshVr9urFRd0zwpPrACczw9ga7iJQllD//decuVl ufEBYzd+cmYKKMrvvXrt7av+k//YCHCsC+UCCIYQccCnS+iBca907JEUboAhhWpSaZFp QXgw4eqfm3n9mI8Xe2D+bQXQ/6UrGpnM261mSCjwDxcMqtbDs/7cPvJtX943DEIcZWkx vqEtWc0qxi/Ux2/5ZvWw/3BXysUcfW3N5MD0NbT6gtxvfASMhRwBHTRQfxHp15CIE5IK GVl8SW2tZiEIvKly5mLlgDFubjPQsPxqJ3sOOn4Viaf7qrXK3g/UCACQHKhXpRo1gKm6 peIw== Received: by 10.50.160.198 with SMTP id xm6mr5064559igb.0.1341228787003; Mon, 02 Jul 2012 04:33:07 -0700 (PDT) X-Forwarded-To: linaro-patchwork@canonical.com X-Forwarded-For: patch@linaro.org linaro-patchwork@canonical.com Delivered-To: patches@linaro.org Received: by 10.231.24.148 with SMTP id v20csp21096ibb; Mon, 2 Jul 2012 04:33:06 -0700 (PDT) Received: by 10.68.224.70 with SMTP id ra6mr29788925pbc.11.1341228786086; Mon, 02 Jul 2012 04:33:06 -0700 (PDT) Received: from mailout3.samsung.com (mailout3.samsung.com. [203.254.224.33]) by mx.google.com with ESMTP id gg3si21277616pbc.169.2012.07.02.04.33.05; Mon, 02 Jul 2012 04:33:06 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of rajeshwari.s@samsung.com designates 203.254.224.33 as permitted sender) client-ip=203.254.224.33; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of rajeshwari.s@samsung.com designates 203.254.224.33 as permitted sender) smtp.mail=rajeshwari.s@samsung.com Received: from epcpsbgm1.samsung.com (mailout3.samsung.com [203.254.224.33]) by mailout3.samsung.com (Oracle Communications Messaging Server 7u4-24.01(7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTP id <0M6J008Y16R4AEA0@mailout3.samsung.com>; Mon, 02 Jul 2012 20:33:04 +0900 (KST) X-AuditID: cbfee61a-b7f086d000000e64-90-4ff186f09426 Received: from epmmp2 ( [203.254.227.17]) by epcpsbgm1.samsung.com (EPCPMTA) with SMTP id 79.50.03684.0F681FF4; Mon, 02 Jul 2012 20:33:04 +0900 (KST) Received: from rajeshwari-linux.sisodomain.com ([107.108.215.115]) by mmp2.samsung.com (Oracle Communications Messaging Server 7u4-24.01(7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTPA id <0M6J00MOX6QL8K70@mmp2.samsung.com>; Mon, 02 Jul 2012 20:33:04 +0900 (KST) From: Rajeshwari Shinde To: u-boot@lists.denx.de Cc: patches@linaro.org, alim.akhtar@samsung.com, sjg@chromium.org, mk7.kang@samsung.com, chander.kashyap@linaro.org, jy0922.shim@samsung.com, jh80.chung@samsung.com Subject: [PATCH 01/10 V5] ARCH: SPL: Add parametric board initializer Date: Mon, 02 Jul 2012 17:06:36 +0530 Message-id: <1341229005-19008-2-git-send-email-rajeshwari.s@samsung.com> X-Mailer: git-send-email 1.7.4.4 In-reply-to: <1341229005-19008-1-git-send-email-rajeshwari.s@samsung.com> References: <1341229005-19008-1-git-send-email-rajeshwari.s@samsung.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFnrBJMWRmVeSWpSXmKPExsVy+t9jQd0PbR/9DfYuUbF4uP4mi8WUw19Y HJg87lzbwxbAGMVlk5Kak1mWWqRvl8CVcXzTc7aCO8oVCx5uZWxgXCvTxcjBISFgIjHxeWoX IyeQKSZx4d56ti5GLg4hgemMEq+aD7FCOBOZJCb8P8gCUsUmYCSx9eQ0RhBbREBC4lf/VUaQ ImaBFYwSc3q2gRUJC7hKbJp6BcxmEVCVeD19AiuIzSvgIdH2/SITxDoFiWNTv4LFOQU8JWZc ngxmCwHV3Oo6wDyBkXcBI8MqRtHUguSC4qT0XEO94sTc4tK8dL3k/NxNjGD/P5PawbiyweIQ owAHoxIP74Pmj/5CrIllxZW5hxglOJiVRHg3JACFeFMSK6tSi/Lji0pzUosPMUpzsCiJ8zZZ X/AXEkhPLEnNTk0tSC2CyTJxcEo1MC4Vyfqutipi3WkOD3l+nzMn/0VKzLi/+bfabone5fEN rX058/h512ybHbqFzf/r6SfTGJibD4kwcpWdYmM6q/FM+d2OxnWewQpv7NmfvJmQcfl3ygwj d/7FT+cHBIadSJX6tmXDyoAs+T9JE86u33ejx+WzzblT0hPirk23mt/C9FG+ryzzxW8lluKM REMt5qLiRAAgWp92+wEAAA== X-TM-AS-MML: No X-Gm-Message-State: ALoCoQnZaSBZZsvLWxf8q0bIqDyOg36D1K0M8pSk2GNa3HAsvKNZiov8pyNO13jTN9RlOPKbBBcz Add a structure for table-driven configuration mechanism such that no recompilation is needed to update the configuration parameters, rather than hard-coding board initialization parameters. Signed-off-by: Che-Liang Chiou Signed-off-by: Abhilash Kesavan Signed-off-by: Tom Wai-Hong Tam Signed-off-by: Simon Glass Signed-off-by: Rajeshwari Shinde --- Changes in V2: - Included Paramateric structure with in #ifndef __ASSEMBLY__. Changes in V3: - None Changes in V4: - None Changes in V5: - None arch/arm/include/asm/arch-exynos/spl.h | 97 ++++++++++++++++++++++++++++++++ 1 files changed, 97 insertions(+), 0 deletions(-) create mode 100644 arch/arm/include/asm/arch-exynos/spl.h diff --git a/arch/arm/include/asm/arch-exynos/spl.h b/arch/arm/include/asm/arch-exynos/spl.h new file mode 100644 index 0000000..306b41d --- /dev/null +++ b/arch/arm/include/asm/arch-exynos/spl.h @@ -0,0 +1,97 @@ +/* + * Copyright (c) 2012 The Chromium OS Authors. + * + * See file CREDITS for list of people who contributed to this + * project. + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License as + * published by the Free Software Foundation; either version 2 of + * the License, or (at your option) any later version. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 59 Temple Place, Suite 330, Boston, + * MA 02111-1307 USA + */ + +#ifndef __ASM_ARCH_EXYNOS_SPL_H__ +#define __ASM_ARCH_EXYNOS_SPL_H__ + +#include + +enum boot_mode { + /* + * Assign the OM pin values for respective boot modes. + * Exynos4 does not support spi boot and the mmc boot OM + * pin values are the same across Exynos4 and Exynos5. + */ + BOOT_MODE_MMC = 4, + BOOT_MODE_SERIAL = 20, + /* Boot based on Operating Mode pin settings */ + BOOT_MODE_OM = 32, + BOOT_MODE_USB, /* Boot using USB download */ +}; + +#ifndef __ASSEMBLY__ +/* Parameters of early board initialization in SPL */ +struct spl_machine_param { + /* Add fields as and when required */ + u32 signature; + u32 version; /* Version number */ + u32 size; /* Size of block */ + /** + * Parameters we expect, in order, terminated with \0. Each parameter + * is a single character representing one 32-bit word in this + * structure. + * + * Valid characters in this string are: + * + * Code Name + * v mem_iv_size + * m mem_type + * u uboot_size + * b boot_source + * f frequency_mhz (memory frequency in MHz) + * a ARM clock frequency in MHz + * s serial base address + * i i2c base address for early access (meant for PMIC) + * r board rev GPIO numbers used to read board revision + * (lower halfword=bit 0, upper=bit 1) + * M Memory Manufacturer name + * \0 termination + */ + char params[12]; /* Length must be word-aligned */ + u32 mem_iv_size; /* Memory channel interleaving size */ + enum ddr_mode mem_type; /* Type of on-board memory */ + /* + * U-boot size - The iROM mmc copy function used by the SPL takes a + * block count paramter to describe the u-boot size unlike the spi + * boot copy function which just uses the u-boot size directly. Align + * the u-boot size to block size (512 bytes) when populating the SPL + * table only for mmc boot. + */ + u32 uboot_size; + enum boot_mode boot_source; /* Boot device */ + enum mem_manuf mem_manuf; /* Memory Manufacturer */ + unsigned frequency_mhz; /* Frequency of memory in MHz */ + unsigned arm_freq_mhz; /* ARM Frequency in MHz */ + u32 serial_base; /* Serial base address */ + u32 i2c_base; /* i2c base address */ +} __attribute__((__packed__)); +#endif + +/** + * Validate signature and return a pointer to the parameter table. If the + * signature is invalid, call panic() and never return. + * + * @return pointer to the parameter table if signature matched or never return. + */ +struct spl_machine_param *spl_get_machine_params(void); + +#endif /* __ASM_ARCH_EXYNOS_SPL_H__ */