From patchwork Wed Jun 20 10:40:09 2012 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rajeshwari Shinde X-Patchwork-Id: 9476 Return-Path: X-Original-To: patchwork@peony.canonical.com Delivered-To: patchwork@peony.canonical.com Received: from fiordland.canonical.com (fiordland.canonical.com [91.189.94.145]) by peony.canonical.com (Postfix) with ESMTP id E5C4423F2A for ; Wed, 20 Jun 2012 10:36:48 +0000 (UTC) Received: from mail-ob0-f180.google.com (mail-ob0-f180.google.com [209.85.214.180]) by fiordland.canonical.com (Postfix) with ESMTP id 8E8E6A182E1 for ; Wed, 20 Jun 2012 10:36:48 +0000 (UTC) Received: by obbuo19 with SMTP id uo19so2054215obb.11 for ; Wed, 20 Jun 2012 03:36:48 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20120113; h=x-forwarded-to:x-forwarded-for:delivered-to:received-spf:x-auditid :from:to:cc:subject:date:message-id:x-mailer:in-reply-to:references :x-brightmail-tracker:x-tm-as-mml:x-gm-message-state; bh=LrXYxxbeD6Y+LDJ1qN/+aY1dxxXwAf6BFxnRS0FROCU=; b=A9taOHT8KK4KWmw2R2IQ/DiFi7UK9dUv4e74pldk/l6hiJEqSRN828sow1e0+UMU4U e5tL8ESlXxVkStFsOVq9SdKcZW6UHUGzU7yBLRVyVlelX5kFx2yzvRkidiZr/X1hxVCR nPaqhtRS7q0jI8JDjv4+h4P4poAPdLqUwv7bHMYNwmC5JlOw/jrL/hBlX1edP8j9CJ37 IcX52kYu9HaSQEc/QLGYGxsR7gYa+HwhJFfZe1Q+QahoeurepUYFL2wHPidDcZqANkca 4i2m1JGcYwrn/WnFxZ/jTiZ6oP9GWZOI8JbdxVU1IjK6C8IOwCmS8Wv+SWsGWkg9ex86 CpcA== Received: by 10.50.46.232 with SMTP id y8mr3935922igm.57.1340188607842; Wed, 20 Jun 2012 03:36:47 -0700 (PDT) X-Forwarded-To: linaro-patchwork@canonical.com X-Forwarded-For: patch@linaro.org linaro-patchwork@canonical.com Delivered-To: patches@linaro.org Received: by 10.231.24.148 with SMTP id v20csp172760ibb; Wed, 20 Jun 2012 03:36:46 -0700 (PDT) Received: by 10.68.201.195 with SMTP id kc3mr76669018pbc.33.1340188606691; Wed, 20 Jun 2012 03:36:46 -0700 (PDT) Received: from mailout3.samsung.com (mailout3.samsung.com. [203.254.224.33]) by mx.google.com with ESMTP id hc10si36893896pbc.241.2012.06.20.03.36.46; Wed, 20 Jun 2012 03:36:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of rajeshwari.s@samsung.com designates 203.254.224.33 as permitted sender) client-ip=203.254.224.33; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of rajeshwari.s@samsung.com designates 203.254.224.33 as permitted sender) smtp.mail=rajeshwari.s@samsung.com Received: from epcpsbgm1.samsung.com (mailout3.samsung.com [203.254.224.33]) by mailout3.samsung.com (Oracle Communications Messaging Server 7u4-24.01(7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTP id <0M5W00C7FW4BEW50@mailout3.samsung.com>; Wed, 20 Jun 2012 19:36:45 +0900 (KST) X-AuditID: cbfee61a-b7f9f6d0000016a8-45-4fe1a7bdc95e Received: from epmmp1.local.host ( [203.254.227.16]) by epcpsbgm1.samsung.com (EPCPMTA) with SMTP id C6.F7.05800.DB7A1EF4; Wed, 20 Jun 2012 19:36:45 +0900 (KST) Received: from rajeshwari-linux.sisodomain.com ([107.108.215.115]) by mmp1.samsung.com (Oracle Communications Messaging Server 7u4-24.01(7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTPA id <0M5W00HP6W2XTK70@mmp1.samsung.com>; Wed, 20 Jun 2012 19:36:45 +0900 (KST) From: Rajeshwari Shinde To: u-boot@lists.denx.de Cc: patches@linaro.org, alim.akhtar@samsung.com, sjg@chromium.org, mk7.kang@samsung.com, chander.kashyap@linaro.org, dofmind@gmail.com, banajit.g@samsung.com Subject: [PATCH 8/9] EXYNOS5 : Modify pinnumx settings as per Exynos5250 Rev 1.0 Date: Wed, 20 Jun 2012 16:10:09 +0530 Message-id: <1340188810-18871-9-git-send-email-rajeshwari.s@samsung.com> X-Mailer: git-send-email 1.7.4.4 In-reply-to: <1340188810-18871-1-git-send-email-rajeshwari.s@samsung.com> References: <1340188810-18871-1-git-send-email-rajeshwari.s@samsung.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFnrJJMWRmVeSWpSXmKPExsVy+t9jAd29yx/6G/QdFLB4uP4mi8WUw19Y HJg87lzbwxbAGMVlk5Kak1mWWqRvl8CV8afxD2vBNP6KbS2/GBsY/3J3MXJySAiYSOxtf80M YYtJXLi3nq2LkYtDSGARo0TL1PeMEM5EJok5F28zgVSxCRhJbD05jRHEFhGQkPjVfxWsiFlg IaPEhJk3wUYJCwRIHHr7H6yIRUBVYtqbt2DNvAIeEvMfzWWHWKcgcWzqV1YQm1PAU2LamV0s ILYQUM3z85fYJzDyLmBkWMUomlqQXFCclJ5rqFecmFtcmpeul5yfu4kRHADPpHYwrmywOMQo wMGoxMPLM/uhvxBrYllxZe4hRgkOZiUR3vIOoBBvSmJlVWpRfnxRaU5q8SFGaQ4WJXHeJusL /kIC6YklqdmpqQWpRTBZJg5OqQbGxLWP/jxpOjEzqink6qPLB+ve8ly1f7f761I72znXqkRf HGK/dzKu+ueNPt8Etu/Zq3ddTllx+J5b0Xkxc43zSRcF7UUPdu8TnSkjq6c++UfHrTszHIrq q3aYL9q/c6Kdz5I5VnmVp+sy8j7yecxbZ8EawV3l9m6pY+LsclXucGvn9Ihj01wvK7EUZyQa ajEXFScCAMrYb9T8AQAA X-TM-AS-MML: No X-Gm-Message-State: ALoCoQkjj8kLdNne3i7mY5q3aZLAn4tkQ7MowM83xR2np3+GKAqGTmow5j1BErS2Csyeu+UYr27k This patch modifies the pinmux settings of MMC and UART as per Exynos5250 Rev 1.0 Signed-off-by: Rajeshwari Shinde --- arch/arm/cpu/armv7/exynos/pinmux.c | 18 +++++++++--------- 1 files changed, 9 insertions(+), 9 deletions(-) diff --git a/arch/arm/cpu/armv7/exynos/pinmux.c b/arch/arm/cpu/armv7/exynos/pinmux.c index d2b7d2c..7611c7a 100644 --- a/arch/arm/cpu/armv7/exynos/pinmux.c +++ b/arch/arm/cpu/armv7/exynos/pinmux.c @@ -40,8 +40,8 @@ static void exynos5_uart_config(int peripheral) count = 4; break; case PERIPH_ID_UART1: - bank = &gpio1->a0; - start = 4; + bank = &gpio1->d0; + start = 0; count = 4; break; case PERIPH_ID_UART2: @@ -66,25 +66,25 @@ static int exynos5_mmc_config(int peripheral, int flags) struct exynos5_gpio_part1 *gpio1 = (struct exynos5_gpio_part1 *) samsung_get_base_gpio_part1(); struct s5p_gpio_bank *bank, *bank_ext; - int i; + int i, start; switch (peripheral) { case PERIPH_ID_SDMMC0: bank = &gpio1->c0; bank_ext = &gpio1->c1; + start = 0; break; case PERIPH_ID_SDMMC1: - bank = &gpio1->c1; + bank = &gpio1->c2; bank_ext = NULL; break; case PERIPH_ID_SDMMC2: - bank = &gpio1->c2; - bank_ext = &gpio1->c3; - break; - case PERIPH_ID_SDMMC3: bank = &gpio1->c3; bank_ext = NULL; break; + case PERIPH_ID_SDMMC3: + debug("SDMMC3 not supported yet"); + return -1; } if ((flags & PINMUX_FLAG_8BIT_MODE) && !bank_ext) { debug("SDMMC device %d does not support 8bit mode", @@ -92,7 +92,7 @@ static int exynos5_mmc_config(int peripheral, int flags) return -1; } if (flags & PINMUX_FLAG_8BIT_MODE) { - for (i = 3; i <= 6; i++) { + for (i = start; i <= (start + 3); i++) { s5p_gpio_cfg_pin(bank_ext, i, GPIO_FUNC(0x3)); s5p_gpio_set_pull(bank_ext, i, GPIO_PULL_UP); s5p_gpio_set_drv(bank_ext, i, GPIO_DRV_4X);