Toggle navigation
Patchwork
u-boot
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
RISC-V SiFive FU540 support SPL
| Archived =
No
| 18 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[v12,18/18] doc: sifive: fu540: Add description for OpenSBI generic platform
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,17/18] configs: fu540: Add config options for U-Boot SPL
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,16/18] sifive: fu540: Add U-Boot proper sector start
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,15/18] sifive: fu540: Add sample SD gpt partition layout
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,14/18] riscv: sifive: fu540: add SPL configuration
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,13/18] riscv: cpu: fu540: Add support for cpu fu540
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,12/18] riscv: dts: sifive: Sync hifive-unleashed-a00 dts from linux
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,11/18] clk: sifive: fu540-prci: Release ethernet clock reset
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,10/18] clk: sifive: fu540-prci: Add ddr clock initialization
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,09/18] clk: sifive: fu540-prci: Add clock enable and disable ops
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,08/18] riscv: sifive: dts: fu540: add U-Boot dmc node
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,07/18] sifive: dts: fu540: Add DDR controller and phy register settings
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,06/18] sifive: fu540: add ddr driver
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,05/18] riscv: sifive: dts: fu540: Add board -u-boot.dtsi files
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,04/18] lib: Makefile: build crc7.c when CONFIG_MMC_SPI
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,03/18] riscv: Add _image_binary_end for SPL
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,02/18] riscv: sifive: fu540: Use OTP DM driver for serial environment variable
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded
[v12,01/18] misc: add driver for the SiFive otp controller
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-25
Pragnesh Patel
Superseded