Toggle navigation
Patchwork
u-boot
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
RISC-V SiFive FU540 support SPL
| 19 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Delegate
------
Nobody
andy.doan@linaro.org
andy.doan@linaro.org
Apply
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[v13,19/19] doc: sifive: fu540: Add description for OpenSBI generic platform
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,18/19] configs: fu540: Add config options for U-Boot SPL
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,17/19] sifive: fu540: Add U-Boot proper sector start
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
New
[v13,16/19] sifive: fu540: Add sample SD gpt partition layout
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
New
[v13,15/19] riscv: sifive: fu540: add SPL configuration
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,14/19] riscv: cpu: fu540: Add support for cpu fu540
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,13/19] riscv: dts: sifive: Sync hifive-unleashed-a00 dts from linux
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,12/19] riscv: sifive: dts: fu540: set ethernet clock rate
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,11/19] clk: sifive: fu540-prci: Release ethernet clock reset
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,10/19] clk: sifive: fu540-prci: Add ddr clock initialization
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,09/19] clk: sifive: fu540-prci: Add clock enable and disable ops
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,08/19] riscv: sifive: dts: fu540: add U-Boot dmc node
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,07/19] sifive: dts: fu540: Add DDR controller and phy register settings
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,06/19] sifive: fu540: add ddr driver
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,05/19] riscv: sifive: dts: fu540: Add board -u-boot.dtsi files
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,04/19] lib: Makefile: build crc7.c when CONFIG_MMC_SPI
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,03/19] riscv: Add _image_binary_end for SPL
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,02/19] riscv: sifive: fu540: Use OTP DM driver for serial environment variable
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted
[v13,01/19] misc: add driver for the SiFive otp controller
RISC-V SiFive FU540 support SPL
-
-
-
2020-05-29
Pragnesh Patel
Accepted