From patchwork Tue Aug 9 12:59:50 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ralph Siemsen X-Patchwork-Id: 596219 Delivered-To: patch@linaro.org Received: by 2002:a05:7000:b345:0:0:0:0 with SMTP id w5csp4151281maz; Tue, 9 Aug 2022 06:00:46 -0700 (PDT) X-Google-Smtp-Source: AA6agR5Sh/rnF5ZH1i00itXNWypUC3MH64McLs0H6v8GprlROD0Wg63l+Lrq91M3GbSOmEvUpXrj X-Received: by 2002:a05:6638:1483:b0:33f:7944:a30d with SMTP id j3-20020a056638148300b0033f7944a30dmr10258903jak.155.1660050046542; Tue, 09 Aug 2022 06:00:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1660050046; cv=none; d=google.com; s=arc-20160816; b=eFEAi9Jc0srVdMc18TcWwVDxOxQxzhzxnAvFOi9BsJN1PTfZjheNoKb6p7Kl0XHX2d ed8nP8M8A79lvyHKQZkK/I51mdAh6Ku9XImOpL6xk0joFPWgOW3uiOQYgQNq6rmxMZzD ZyNHu6B6pHSp4jFDi4TQgxydyyZdgc4c69EXBdUgFecLMCQ+42nmVZLEuGbvI7C/Mp4o ZHUTHWTFf9Q0tYtO/VYmE3aCzr6D1HrY/wUdd5XQBbUfuSrNf8MAXM7eL+6tA40VZaR4 R25BJ7dLXTMziEICYmCc5ZlAg+gh4yLTa8nP2DpPkaM3aqxQu7iYpPvFx1m2WlacQz6e MkEw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:cc:to:from:dkim-signature; bh=02spTXuSICQaroClIK+7FevekZmYCvvWElW310VX/M4=; b=RiOHU6k9IlJHoxZ45uaSlD2+UNJq9KvysUhONnwUcBf8SRd579zlOJNvIiXh1N3tN5 tSNEs6aGLB83Cvf11uYZVh9tDOmKkScJKMoJtR0QuI+8d258AKKBV3gKVjltOEG+zxa3 2x17+1/fzqxclQ7vRsYrpZTHeuBzvwNYAEKbgZlKPw9XE10PYQh9tPhqNCi2yxGeJkCa xC0iQPBdCGZ0hLumOOGby5xzfbaGXVdPYBOSsJq+Xol/DGB88RNCs9FYt85AGPf0gRCT ep4G5wiepgosYWu5FtGg7y3nnMkBBKZsG9UQj9cy4pdGVMUELQy+U7+j2gmzCOxKF2Y6 Z4SQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hwECBTo0; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [85.214.62.61]) by mx.google.com with ESMTPS id t71-20020a02544a000000b0034336ac5befsi264880jaa.88.2022.08.09.06.00.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Aug 2022 06:00:46 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) client-ip=85.214.62.61; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=hwECBTo0; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 0CA0684A31; Tue, 9 Aug 2022 15:00:34 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="hwECBTo0"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id E1F8D849EA; Tue, 9 Aug 2022 15:00:16 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-io1-xd33.google.com (mail-io1-xd33.google.com [IPv6:2607:f8b0:4864:20::d33]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 9042584A0E for ; Tue, 9 Aug 2022 15:00:08 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=ralph.siemsen@linaro.org Received: by mail-io1-xd33.google.com with SMTP id d187so2713023iof.4 for ; Tue, 09 Aug 2022 06:00:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc; bh=02spTXuSICQaroClIK+7FevekZmYCvvWElW310VX/M4=; b=hwECBTo0+8BIqgLAq/aULs1lqKZ1RkHc9oT27XyK3/wGZ//F+JhGbUOTGs9LRpZVaq xJDcy3l0JB+E+RcXYciB9LcIf+H3VGgd+Pg8F8cVIgZuFp1N/1FhCxGJIXixInoQNCi8 g9WtMiasmyRaQTuogmuWXHNaRrSFToCcryqMQ9yxXxvnbXVsFvlSdn7fJztzBC9r91wI IvO5v3vaREy0iNHOuMqJwr6r9c9FheZutxhgtPQnDtpCYeJ5PBOh4Yv5MoO9rrzot8qG fY+16OgKLTd9SRA/LpOxz3m0Nijx56garRLF8k2PVEKSfki0ADDRoAtrQOrpFKGbhdRY nbkw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc; bh=02spTXuSICQaroClIK+7FevekZmYCvvWElW310VX/M4=; b=psnyuDjZ3LLSJoS3OFCWUUdvBXmAJue9BIZY88E8ilrsYuStH0zvZtJTB4w/Odd24a qq0O0sqJJSYQ7X8bn84QLs88JHjw84BZ3sjVN2WI5AGXFJx+NFnjsiQyVE+sDVLlxNg7 WVq0K9jYv0OTRMn4WXr4o1vBT29PO8lXkQVcypz6GlYNwPjSU7Z63+TL6KuYaDHnclKh IkeQAVCU5z+wS8zAcOxv9U/DJhnJoVlqNdhu7t5OQJm9P1MhzB158G95qQa/LyYoYsPU dgGgjn3VvLGd8Lch6A7eh6zVqfq9W4BZAUkDPCe3tsD7gn9KeU/nO0Gvz78G3yvWLQSK YDbg== X-Gm-Message-State: ACgBeo0+h5PJgSSmp2YVP7UHL7Se2NamA8ChQDitMZV+P83f/3UF8ZnZ dkcFK69PuxSuTGTqd+aenFH/geOsWIgdXsvU X-Received: by 2002:a05:6638:2685:b0:342:f09c:4dda with SMTP id o5-20020a056638268500b00342f09c4ddamr5142890jat.18.1660050006912; Tue, 09 Aug 2022 06:00:06 -0700 (PDT) Received: from maple.netwinder.org (rfs.netwinder.org. [206.248.184.2]) by smtp.gmail.com with ESMTPSA id g12-20020a056e021a2c00b002dea1e18a94sm1022197ile.47.2022.08.09.06.00.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 09 Aug 2022 06:00:06 -0700 (PDT) From: Ralph Siemsen To: u-boot@lists.denx.de Cc: Ralph Siemsen , AKASHI Takahiro , Andre Przywara , Andrew Davis , Ashok Reddy Soma , Aswath Govindraju , Bharat Gooty , Damien Le Moal , David Huang , Heiko Thiery , Jim Liu , Lukasz Majewski , Mark Kettenis , Niklas Cassel , Nishanth Menon , =?utf-8?q?Pali_Roh=C3=A1r?= , Rayagonda Kokatanur , Samuel Holland , Sean Anderson , Simon Glass , Stefan Roese , Suman Anna Subject: [RFC PATCH v1 0/9] Renesas RZ/N1 SoC initial support Date: Tue, 9 Aug 2022 08:59:50 -0400 Message-Id: <20220809125959.217333-1-ralph.siemsen@linaro.org> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.6 at phobos.denx.de X-Virus-Status: Clean The RZ/N1 is a family of SoC devices from Renesas [1], featuring ARM Cortex-A7 and/or Cortex-M3 CPU, industrial ethernet protocols, integrated Ethernet switch, and numerous peripherals. This is a first step in upstreaming support for the RZ/N1 family. Currently it contains just enough to boot to the u-boot prompt. Additional patches will follow to support flash, SD, USB, Ethernet, etc. At this point, I am looking for general feedback about the overall direction and structure. I'm aware of several checkpatch warnings, and some TODO/FIXME items, which will be addressed. This work is based on a vendor-supplied u-boot 2017.01 tree [2], which supports several eval boards, none of which I have access to. Instead development has been done on a Schneider LCES2 board, which is fairly similar to the Renesas RZ/N1D-DB Demo board. The patches are currently against v2022.10-rc2. [1] https://www.renesas.com/us/en/products/microcontrollers-microprocessors/rz-mpus/rzn1 [2] https://github.com/renesas-rz/rzn1_u-boot/tree/rzn1-stable Michel Pollet (1): tools: Add tool to create Renesas SPKG images Ralph Siemsen (8): ARM: armv7: add non-SPL enable for Cortex SMPEN clk: renesas: prepare for non-RCAR clock drivers clk: renesas: add R906G032 driver pinctrl: renesas: add R906G032 driver ram: cadence: add driver for Cadence EDAC dts: basic devicetree for Renesas RZ/N1 SoC ARM: rzn1: basic support for Renesas RZ/N1 SoC board: schneider: add LCES board support arch/arm/Kconfig | 17 + arch/arm/Makefile | 1 + arch/arm/cpu/armv7/Kconfig | 5 + arch/arm/dts/r9a06g032-rzn1d400-lces.dts | 50 ++ arch/arm/dts/r9a06g032.dtsi | 225 ++++++ arch/arm/mach-rzn1/Kconfig | 32 + arch/arm/mach-rzn1/Makefile | 3 + arch/arm/mach-rzn1/cpu_info.c | 20 + board/schneider/lces/Kconfig | 12 + board/schneider/lces/Makefile | 3 + board/schneider/lces/ddr_timing.c | 140 ++++ .../lces/jedec_ddr3_2g_x16_1333h_500_cl8.h | 399 ++++++++++ board/schneider/lces/lces.c | 41 + configs/lces_defconfig | 26 + drivers/clk/renesas/Kconfig | 8 +- drivers/clk/renesas/Makefile | 6 +- drivers/clk/renesas/r9a06g032-clocks.c | 734 ++++++++++++++++++ drivers/pinctrl/Makefile | 1 + drivers/pinctrl/renesas/Kconfig | 7 + drivers/pinctrl/renesas/Makefile | 1 + drivers/pinctrl/renesas/pinctrl-rzn1.c | 398 ++++++++++ drivers/ram/Kconfig | 1 + drivers/ram/Makefile | 2 + drivers/ram/cadence/Kconfig | 24 + drivers/ram/cadence/Makefile | 1 + drivers/ram/cadence/ddr_async.c | 295 +++++++ drivers/ram/cadence/ddr_ctrl.c | 414 ++++++++++ drivers/ram/cadence/ddr_ctrl.h | 172 ++++ include/configs/lces.h | 22 + include/dt-bindings/clock/r9a06g032-sysctrl.h | 148 ++++ include/dt-bindings/pinctrl/rzn1-pinctrl.h | 141 ++++ tools/Makefile | 2 + tools/spkg_header.h | 49 ++ tools/spkg_utility.c | 306 ++++++++ 34 files changed, 3702 insertions(+), 4 deletions(-) create mode 100644 arch/arm/dts/r9a06g032-rzn1d400-lces.dts create mode 100644 arch/arm/dts/r9a06g032.dtsi create mode 100644 arch/arm/mach-rzn1/Kconfig create mode 100644 arch/arm/mach-rzn1/Makefile create mode 100644 arch/arm/mach-rzn1/cpu_info.c create mode 100644 board/schneider/lces/Kconfig create mode 100644 board/schneider/lces/Makefile create mode 100644 board/schneider/lces/ddr_timing.c create mode 100644 board/schneider/lces/jedec_ddr3_2g_x16_1333h_500_cl8.h create mode 100644 board/schneider/lces/lces.c create mode 100644 configs/lces_defconfig create mode 100644 drivers/clk/renesas/r9a06g032-clocks.c create mode 100644 drivers/pinctrl/renesas/pinctrl-rzn1.c create mode 100644 drivers/ram/cadence/Kconfig create mode 100644 drivers/ram/cadence/Makefile create mode 100644 drivers/ram/cadence/ddr_async.c create mode 100644 drivers/ram/cadence/ddr_ctrl.c create mode 100644 drivers/ram/cadence/ddr_ctrl.h create mode 100644 include/configs/lces.h create mode 100644 include/dt-bindings/clock/r9a06g032-sysctrl.h create mode 100644 include/dt-bindings/pinctrl/rzn1-pinctrl.h create mode 100644 tools/spkg_header.h create mode 100644 tools/spkg_utility.c