From patchwork Tue Jul 12 07:12:03 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sumit Garg X-Patchwork-Id: 589785 Delivered-To: patch@linaro.org Received: by 2002:a05:7000:5817:0:0:0:0 with SMTP id j23csp8502max; Tue, 12 Jul 2022 00:12:37 -0700 (PDT) X-Google-Smtp-Source: AGRyM1uvW9nuXGSN1qW/jm64o05cDkw0En4J4e+F4jHyWuZ1r7cb4rBkwSpFO5tqq2ymVeeYlMS2 X-Received: by 2002:a2e:9787:0:b0:25d:6d00:eef4 with SMTP id y7-20020a2e9787000000b0025d6d00eef4mr4354422lji.14.1657609956873; Tue, 12 Jul 2022 00:12:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1657609956; cv=none; d=google.com; s=arc-20160816; b=MFui0ElXMXf+o4vQOKCx91ajWdsenP1kHbCoPz44CpY8alJzefCyOFMkosvcKIrN5n aaErx2s0dCDdmnBPd75AEOZzc0eXbkVbk+7dfj3U9FyxwNEkn227mTUL7yCSRpvHBrlz QZe0CBJkdBylF69W+eImC7zBXvd6XTxNMvsU/Oow/PpS65fFIZ+/hGJlvE8+IF7fz/Hb fvO8ffjkr4LBxOu3QIHpW3xx+yYKIrzAwulXkBDR/PjEURsTzfvzKiaWX6omDl4vcaUm bzhJ1rSyXp+Ij8sFvC18V5+l5fKggz5rFAn/10058CbHCf7rTeH7cRfXQEwr6KYfJDYy aZdA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:message-id:date:subject:cc:to:from:dkim-signature; bh=iqqZlgcwFk3ZgXrGeiH14bENBKNvJxd30UWcBGOuwoA=; b=xQeP0Vo6iRNYvbzfWBcwQPBgl/FtygQQ9bV+gri6rjrQxlaNSzdg5t8I3N2743trXT j/o3aHYiIzCvx7EFs+MiDoJgF9J4X3C71h636vedkzPUmpAjvvz55BPTBire1joFG/Hd 0fkpTeW3NoMtM2CcsBvbfHLPIgEPyfr9cXjQQvHSfJEL2ALmlHlVXalFKX9PsT1y0HxK dN65m8w3ZrZRhk9EmUlqh2G8cv8QLdrP+rVgc3NqdPSUJhciiiVagB6JjvmEfFTZek2f kOvsl2d/2VQG/BAYVlC9MwAQAVixL5SOGhGJL5NrGmLjxMiLZ4YHoDh8upsX0ZZAO9h/ HYsw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=le+0pGoT; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [2a01:238:438b:c500:173d:9f52:ddab:ee01]) by mx.google.com with ESMTPS id t5-20020a195f05000000b00485c9d573f3si8689783lfb.189.2022.07.12.00.12.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 Jul 2022 00:12:35 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=le+0pGoT; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 436238409A; Tue, 12 Jul 2022 09:12:32 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="le+0pGoT"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id A74178409A; Tue, 12 Jul 2022 09:12:30 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-pj1-x102a.google.com (mail-pj1-x102a.google.com [IPv6:2607:f8b0:4864:20::102a]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 501A58407E for ; Tue, 12 Jul 2022 09:12:27 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=sumit.garg@linaro.org Received: by mail-pj1-x102a.google.com with SMTP id y14-20020a17090a644e00b001ef775f7118so10542556pjm.2 for ; Tue, 12 Jul 2022 00:12:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=iqqZlgcwFk3ZgXrGeiH14bENBKNvJxd30UWcBGOuwoA=; b=le+0pGoTzn7g99WbhRvPeKVZazUfWxJ5b2/l0J1TUo4j0miezLXA5bLAS4DGZwzfR2 xKYJQu2diSIkTSOOIpPZDadCR9x8B75XXDt/c3U+YC1t/eVdppgR2PCTsfvPUOtlWMrB 5HfJtYPDCDcEz4jAQd4xkz+0RyH8OwR4z+rFmBsMfdHymGMmchvgoz3R6VuYC5dDLuAE 1uuae0S9xqHCULhttglTHQFa/ieC02+qfT2A/N085WhAlVY5INfXrL4CJzhnGw9WKo6G Zu4IRrsbbYZRwGjx81vjGbFx3ItoWj+SI6P1ceadEy68NVqAR+c5LgZ7haDNBSlHjUN6 0p6g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=iqqZlgcwFk3ZgXrGeiH14bENBKNvJxd30UWcBGOuwoA=; b=cf32VUiQxqinTZYicgcMQ/2Y56Og8x0xL1/TCkW3a1TZTUOTm+olQbXw5PDBior7vI 9nTv4bpRY5xHm6JFluVN2xJo5o9xRAJVtdMuhD/PIpYDw+n6LVvRR00+AfcHMhX0I4wi 6zQfEZshtP52BY+X62KA2fSLJ9U0hp6LgL/VhE3rRCKTHeDvxOlTzu737ygvBU45TLe+ mDESYnA6kQFhU2ibfEy7vqZdYocrPoi6sqBsTgFYdZW0J2b1c3SZLruHQlYJXmy77nQN oYcfs1JsqjrOSEohkIY1f9w+FvqMSFSIrPpXEfuPp2h3jOqA2uMj3vr4RbBjDZNYhTsr 3HHg== X-Gm-Message-State: AJIora8flJ63EYZEeuAwvDxAjFKCB+fZ3lJGXOpHhLt31X9F9Cegx3kS nlcAussEvWIoeK3QU+h1XTuZl3rntRqbqQ== X-Received: by 2002:a17:903:22c5:b0:16b:f00c:3361 with SMTP id y5-20020a17090322c500b0016bf00c3361mr22328402plg.32.1657609945394; Tue, 12 Jul 2022 00:12:25 -0700 (PDT) Received: from localhost.localdomain ([27.56.177.217]) by smtp.gmail.com with ESMTPSA id x10-20020a170902a38a00b001678ce9080dsm5928843pla.258.2022.07.12.00.12.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 Jul 2022 00:12:24 -0700 (PDT) From: Sumit Garg To: u-boot@lists.denx.de Cc: rfried.dev@gmail.com, peng.fan@nxp.com, jh80.chung@samsung.com, sjg@chromium.org, trini@konsulko.com, dsankouski@gmail.com, stephan@gerhold.net, vinod.koul@linaro.org, nicolas.dechesne@linaro.org, mworsfold@impinj.com, daniel.thompson@linaro.org, pbrobinson@gmail.com, Sumit Garg Subject: [PATCH v3 0/9] New boards support: db845c and qcs404-evb Date: Tue, 12 Jul 2022 12:42:03 +0530 Message-Id: <20220712071212.2188390-1-sumit.garg@linaro.org> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.6 at phobos.denx.de X-Virus-Status: Clean Add support for two new boards db845c and qcs404-evb: - db845c is a 96boards compliant platform aka RB3 based on Qualcomm SDM845 SoC. - qcs404-evb is an evaluation board from Qualcomm based on QCS404 SoC. Both these platforms have one thing in common that u-boot is chain-loaded in 64-bit mode via Android Boot Loader (ABL) which is an EFI application. For further details on chain-loading refer to platform specific documentation: - doc/board/qualcomm/sdm845.rst - doc/board/qualcomm/qcs404.rst Changes in v3: - Add clocks re-initialization for UART and eMMC for qcs404-evb. - Pick up Ramon's review tag for patches 1-7. Changes in v2: - Added patch #1 to fix DT node overrides in starqltechn-uboot.dtsi. - Updated patch #2 commit description. - Fixed a typo (s/96Board/96Boards/) in patch #5. Sumit Garg (9): board: starqltechn: Align DT node overrides with sdm845.dtsi arm64: dts: sdm845: Remove redundant u-boot DT properties clocks: sdm845: Import qcom,gcc-sdm845.h uart: sdm845: Fix debug UART pinmux board: qualcomm: Add support for dragonboard845c mmc: msm_sdhci: Add SDCC version 5.0.0 support pinctrl: qcom: Add pinctrl driver for QCS404 SoC clocks: qcom: Add clock driver for QCS404 SoC board: qualcomm: Add support for QCS404 EVB arch/arm/dts/Makefile | 1 + arch/arm/dts/dragonboard845c-uboot.dtsi | 37 +++ arch/arm/dts/dragonboard845c.dts | 44 ++++ arch/arm/dts/qcs404-evb-uboot.dtsi | 24 ++ arch/arm/dts/qcs404-evb.dts | 81 ++++++ arch/arm/dts/sdm845.dtsi | 8 +- arch/arm/dts/starqltechn-uboot.dtsi | 18 +- arch/arm/dts/starqltechn.dts | 2 +- arch/arm/mach-snapdragon/Kconfig | 25 ++ arch/arm/mach-snapdragon/Makefile | 3 + arch/arm/mach-snapdragon/clock-qcs404.c | 79 ++++++ arch/arm/mach-snapdragon/clock-sdm845.c | 3 +- arch/arm/mach-snapdragon/clock-snapdragon.c | 1 + .../include/mach/sysmap-qcs404.h | 40 +++ arch/arm/mach-snapdragon/pinctrl-qcs404.c | 55 ++++ arch/arm/mach-snapdragon/pinctrl-snapdragon.c | 1 + arch/arm/mach-snapdragon/pinctrl-snapdragon.h | 1 + arch/arm/mach-snapdragon/sysmap-qcs404.c | 31 +++ board/qualcomm/dragonboard845c/Kconfig | 12 + board/qualcomm/dragonboard845c/MAINTAINERS | 6 + board/qualcomm/dragonboard845c/Makefile | 9 + board/qualcomm/dragonboard845c/db845c.its | 63 +++++ .../dragonboard845c/dragonboard845c.c | 9 + board/qualcomm/qcs404-evb/Kconfig | 15 ++ board/qualcomm/qcs404-evb/MAINTAINERS | 6 + board/qualcomm/qcs404-evb/Makefile | 6 + board/qualcomm/qcs404-evb/qcs404-evb.c | 33 +++ board/qualcomm/qcs404-evb/qcs404-evb.its | 64 +++++ configs/dragonboard845c_defconfig | 28 ++ configs/qcs404evb_defconfig | 39 +++ doc/board/qualcomm/index.rst | 1 + doc/board/qualcomm/qcs404.rst | 79 ++++++ doc/board/qualcomm/sdm845.rst | 100 ++++++- drivers/mmc/msm_sdhci.c | 96 ++++--- include/configs/dragonboard845c.h | 28 ++ include/configs/qcs404-evb.h | 27 ++ include/dt-bindings/clock/qcom,gcc-qcs404.h | 180 +++++++++++++ include/dt-bindings/clock/qcom,gcc-sdm845.h | 246 ++++++++++++++++++ 38 files changed, 1439 insertions(+), 62 deletions(-) create mode 100644 arch/arm/dts/dragonboard845c-uboot.dtsi create mode 100644 arch/arm/dts/dragonboard845c.dts create mode 100644 arch/arm/dts/qcs404-evb-uboot.dtsi create mode 100644 arch/arm/dts/qcs404-evb.dts create mode 100644 arch/arm/mach-snapdragon/clock-qcs404.c create mode 100644 arch/arm/mach-snapdragon/include/mach/sysmap-qcs404.h create mode 100644 arch/arm/mach-snapdragon/pinctrl-qcs404.c create mode 100644 arch/arm/mach-snapdragon/sysmap-qcs404.c create mode 100644 board/qualcomm/dragonboard845c/Kconfig create mode 100644 board/qualcomm/dragonboard845c/MAINTAINERS create mode 100644 board/qualcomm/dragonboard845c/Makefile create mode 100644 board/qualcomm/dragonboard845c/db845c.its create mode 100644 board/qualcomm/dragonboard845c/dragonboard845c.c create mode 100644 board/qualcomm/qcs404-evb/Kconfig create mode 100644 board/qualcomm/qcs404-evb/MAINTAINERS create mode 100644 board/qualcomm/qcs404-evb/Makefile create mode 100644 board/qualcomm/qcs404-evb/qcs404-evb.c create mode 100644 board/qualcomm/qcs404-evb/qcs404-evb.its create mode 100644 configs/dragonboard845c_defconfig create mode 100644 configs/qcs404evb_defconfig create mode 100644 doc/board/qualcomm/qcs404.rst create mode 100644 include/configs/dragonboard845c.h create mode 100644 include/configs/qcs404-evb.h create mode 100644 include/dt-bindings/clock/qcom,gcc-qcs404.h create mode 100644 include/dt-bindings/clock/qcom,gcc-sdm845.h