From patchwork Wed Jul 21 14:16:41 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Peng Fan \(OSS\)" X-Patchwork-Id: 483282 Delivered-To: patch@linaro.org Received: by 2002:a02:c94a:0:0:0:0:0 with SMTP id u10csp6208492jao; Wed, 21 Jul 2021 06:43:24 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzXMC0ir0oDoMvlD+ikHFqzg2zBhRvSVLpEedk53KogEcCBxWC4K2Va5C/cqe5W6DFiSEMY X-Received: by 2002:a17:906:7012:: with SMTP id n18mr38580660ejj.236.1626875004279; Wed, 21 Jul 2021 06:43:24 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1626875004; cv=pass; d=google.com; s=arc-20160816; b=ja169E0s2PWolBeNOdHMu6ej4MY074ZUqNz5XXPph0r4nixtCyIsZaJeM0wejVFzGp tLt6txrcebdf/r92w+Y5JLW1cPjIBYRPagJ2nlvWummzuw4gc4YpjDDeJlqqO4CfGINQ UppiRC8VLhdVTtnKqm1FpDnXm0oVwyQ5qfdjF3GeN8nfH7StiODNjtS4u2m7efEs8wH2 lhyoQzXdsdbwRCQrNfdog05q7quXYQPZLRA3jYCycKxT6Xjr8VCzeTiD8i+PXQP00xRw EtrVVwZQRramrpYseo8FbHw6AgDIt7CnQ7h7HZIQJAwJJ88XFsVKsiFzaDHaye029k0D 2Oiw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:mime-version :content-transfer-encoding:message-id:date:subject:cc:to:from :dkim-signature; bh=bO+eWeAGbCMXoJ052mCUooUc2x5T2UM9QxOmxb/9O8o=; b=FB6IQvrIXCwwmahogwm8Hc7Lgac0rg3n77+98vB96wKXAY/CRXNMan7bLu2fuuu8OU ShEz47oj1EeDcN++F3BOLRQqBbbNio/POUj5IomLDGge76ZBgmASwktSTvqhimZNoXP6 H31a35jdlVijkoMDvwFEelbEAX6Gv1b9nHwu3qwrQlCLflxaDl1VLdayIsSXecsLlxWV 4KTmX5dY/OY325z4gnUdRd8BLip3JFnaw4axltDY4Vy5/pj/Gpz5zozgsTmdQbJcvuiq nHsFZPO5nB+RbRpIpk8ICM7p4yXMEIouhFG68UjEnt1t5M65khNZaF23MtnDOfcLNYGk kzUQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@NXP1.onmicrosoft.com header.s=selector2-NXP1-onmicrosoft-com header.b=TqkxwTBh; arc=pass (i=1 spf=pass spfdomain=oss.nxp.com dkim=pass dkdomain=oss.nxp.com dmarc=pass fromdomain=oss.nxp.com); spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from phobos.denx.de (phobos.denx.de. [85.214.62.61]) by mx.google.com with ESMTPS id x23si29156816eds.52.2021.07.21.06.43.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 21 Jul 2021 06:43:24 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) client-ip=85.214.62.61; Authentication-Results: mx.google.com; dkim=pass header.i=@NXP1.onmicrosoft.com header.s=selector2-NXP1-onmicrosoft-com header.b=TqkxwTBh; arc=pass (i=1 spf=pass spfdomain=oss.nxp.com dkim=pass dkdomain=oss.nxp.com dmarc=pass fromdomain=oss.nxp.com); spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 1AF5B8164D; Wed, 21 Jul 2021 15:43:21 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=oss.nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="TqkxwTBh"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 9678B81D6C; Wed, 21 Jul 2021 15:43:19 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-0.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,FORGED_SPF_HELO,MSGID_FROM_MTA_HEADER,SPF_HELO_PASS autolearn=no autolearn_force=no version=3.4.2 Received: from EUR03-DB5-obe.outbound.protection.outlook.com (mail-db5eur03on0614.outbound.protection.outlook.com [IPv6:2a01:111:f400:fe0a::614]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 3D2E68164D for ; Wed, 21 Jul 2021 15:43:15 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=oss.nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=peng.fan@oss.nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ZNCIedZnHAFhkEbI0ksJ9G0g21oNh5LULa49O8luFIMD+aTFaZjsyggR6SBLNRGf5LfalsGQRjgixEolager56dwm2aYuqC/Lk4BrJQhzhd/3dA13fdWNJe/TUY5fyg1ERPoMsPBJKeOacoqEdge6+th5/W4weX8zfYkfxSc2180XryTMfV4pnaq64nwV9RdwoKchvPyK4GFYg7DijzsuFPQUAywuIB90ZpbPkRmLQiNDfi7EakFUiU8J/4kPnLPJB6NhYiEK3NBy1tfBEjeHR9nJRgeXPy6EQPa1ufJyv6zOWKTNWEELOS9OmrJzujq02wSUGu55En0nwT6RoDJMQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=bO+eWeAGbCMXoJ052mCUooUc2x5T2UM9QxOmxb/9O8o=; b=iDacBc5KAl/jdPMIHcfwMUKTHY6PiyVK6ymbVat1nQf18a8K60wRVdWUxyaSWb/fRV6+oE7ABGGM4DKeThchMFGJG6PvnnhkLx3fJ4ve1QGPLSWFSGXV1djPXVrqfkcdny5lOw5kTcvnPOs5izBAOlw7GeI9ed3Cl7Tg3AUq01BiYuINInhTm7c4SQ1TupT4NJgGsp2D3ZWwHlB4tNGQwdgM0AKfB4jTcxyBsOHrtXS3aXQyz+shriTj3c+9h7fPn/OKE37/kC9BqmQLNZRK7YrlUNkBm/01GMjUwgLy4NoEH+RiVm/DbfE4jkQQcLg4SNsVysc9ANoFZluH+zFsig== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=bO+eWeAGbCMXoJ052mCUooUc2x5T2UM9QxOmxb/9O8o=; b=TqkxwTBh9fL6R0ajBtdFy4oVnyp6OKKppK8yCUJfK1EXKxa3+NswBmPtTS8gG+vef4BWw9XmpaOxTJGqb4P8rooNNezHoPhLk7P8pRM+jUkKEHdY6ZdFG4XfO3JcEqk+kr9YbtuX5WOU84rGXHPWq9JltTAwPKQze+P19URgSR8= Authentication-Results: denx.de; dkim=none (message not signed) header.d=none; denx.de; dmarc=none action=none header.from=oss.nxp.com; Received: from DB6PR0402MB2760.eurprd04.prod.outlook.com (2603:10a6:4:a1::14) by DB7PR04MB4633.eurprd04.prod.outlook.com (2603:10a6:5:36::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.21; Wed, 21 Jul 2021 13:43:13 +0000 Received: from DB6PR0402MB2760.eurprd04.prod.outlook.com ([fe80::c445:d742:eb76:86dd]) by DB6PR0402MB2760.eurprd04.prod.outlook.com ([fe80::c445:d742:eb76:86dd%9]) with mapi id 15.20.4331.034; Wed, 21 Jul 2021 13:43:13 +0000 From: "Peng Fan (OSS)" To: sbabic@denx.de, festevam@gmail.com Cc: uboot-imx@nxp.com, u-boot@lists.denx.de, Peng Fan Subject: [PATCH V4 00/44] imx: add i.MX8ULP support Date: Wed, 21 Jul 2021 22:16:41 +0800 Message-Id: <20210721141725.23346-1-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.30.0 X-ClientProxiedBy: SG2PR0401CA0015.apcprd04.prod.outlook.com (2603:1096:3:1::25) To DB6PR0402MB2760.eurprd04.prod.outlook.com (2603:10a6:4:a1::14) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from linux-1xn6.ap.freescale.net (119.31.174.71) by SG2PR0401CA0015.apcprd04.prod.outlook.com (2603:1096:3:1::25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4331.21 via Frontend Transport; Wed, 21 Jul 2021 13:43:11 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 371c8461-3c52-4abb-00e3-08d94c4d7c0f X-MS-TrafficTypeDiagnostic: DB7PR04MB4633: X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:8273; X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 9lzQ6WGV3Et2f2gHEQLatcMR3kg4fP7dsOCB5eLDRgm5nZDW59XqGacMjd8tmNnves+gYY6QZg7C2UTn5jJNaUY1FSCItkOdjSBkB3W506vkN9YP0EIkMc7OHKMyWjbF2yliILkLZqIXnHsYUaNcmAalcyN1sdoOXCDUNBl0zLPdVwJ8wdXouv1aWkBPr6bCAkIBi4I4WRlWqRrs1pMZisd2D0obv5NaMmgDJuRkZd4LFxlqy3JMPTDQmkmjwfIITHY0KwjI3t74u1FeW2nw4aeqUd9M0hPUSGlIZ8mLJi8Vs80PKfKv/1aMgeMBt0t7Um+4S8D+R04glJvQK6L2wYqIn/JzvGzA4JU3zrLLeKquPbRb2CRFFw/QDUylDm9dYLWsKjw/TdVr3BQL4vdgPAihGhCb3hd/wt7iHCm2dQyET3V8NXA8swUDLUAcFYsH3rJ7DFB91IKGkDgtXW3uR15h+e/x0540a0RrWgcppYlSJkMMNq4U4OstqxJel/o2WkajMvR2wlUkj7TSjvq5eow8qwIprR3QNEJ+7TBtVlZlrTu60c83thZZP2aSitXcS/t5pZ8p8b1AudBcHH1f77xFmbuIhJGmsV4bYWzjuuA0B6sNWBo6qFl/Ot9bHZEm8vDH4pdHJXTniBMswOJbptcm0531XBpf4eBUbzGzYKOy72wXr+/mOw/3CoHuqwarJJtGZDlxqDT+pamkvdOkag== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DB6PR0402MB2760.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(136003)(376002)(366004)(346002)(39860400002)(396003)(2906002)(6486002)(6666004)(6512007)(38100700002)(38350700002)(956004)(5660300002)(83380400001)(86362001)(30864003)(8676002)(26005)(2616005)(66556008)(66946007)(6506007)(66476007)(478600001)(1076003)(316002)(52116002)(8936002)(4326008)(186003); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: NxnB8wFYV0Fd3WnAmzPyeFAin+XgZB61BR+wGrx8WRzdyI2yMYgJvDE2la3YhfPVmL1gSJvUeEl+pHzSmyujFaT1Lh/uVmbmtL3sqVzpcfcxVdCjhoSn/DkOkHWjQu1F9z/cUrYyYl50Golz4qWmsxDQEBRunCKUjoyw/cdPrxz6t1CSd5ynCom6nNDO8SgSudLTZySiX9QkUT2ZT8e96tTu33z73izf/UM3tII2elwZ7XNfDOlOrFGdVtAvWifBBPZgjOlwFHVrjqtu0F7/rVwJFH7vPsjHIf/Y8ynaawvw6YVb2WzBwkPJTO5luZ8n3n6nWrHp8w6HEJlfu0WHgt3zr4fmInQzdoPtMWlGVZqRaCBOabDRNdq/4o/ZTQ37wB+xGRN/FmKi3H2/JEEZnDLUB/IJW2yydYyf9asDJRiBYp/JmHKNCgFgQqFX0an7DtowfozcqsDalWVzAMlHBxpmt3EoSv3E8YEIsoSf8YdRbEBngpHuNd7KlTxeBgIqg6dcPrsFc7YWDLzGrnAzs5k94+LMFU9G1Nsvx6gXaJCynLp8geBT+uBGjZI+PIuEleEb+nmX2m/JdCNuWkc8LSoNHXHbytg5ZFXOAeUeX6EC/7pzwVlUdv6/WH1X5Y7fXRdxL39Kk0SH9st6GNkmjnElNCQMGep5nTGMxs/1IKwXGWNNwMggX1PUkpL6p0KbeDa5QZmNL5t1GIIcIwCgEAjizawGzRYgXd1luyIbzcsn3yKqJAnisjecOXSAYj369st9NWiU/m7VW9uYRHF759j/5vC2JfWlNugnJtbxt8KHl9raL8krsW3fT4LBrNzx752ulclw1B1A90mPNCUfy+e3k8Y2CDyPvECsJI4iS8d+oi3FN7y5n1aDrHwVRiNAy2sm35pyzrTuiOEYk8ZjGUGRg/idNGGmyTnLUnlbs4AnTpsQageO8eg4wIMXPhTc2VkpWSi27KaYaUMgCCn+8GlDJAMS/SRtpu3DZi2VYKdiEwJncapFSab8jmQNIql8uBuK+KVE5rhEVI7sQTW9Qrs1el1t61NreITivUNGibUFJj4HAovntn/qAeUzUuNlRxHkEghtT605ztu0MQfRpCkvgDlz9Fqaa4q9kW0hMW0nrl4Y/ksh53jpPgOOvCOE1Mx2aR9OVMwY9tPub0UKRvErRA75Sl9rrJKiI/7PAVyi/6Jh07DoOigGVeo+5wV9KN3jhKvD84p2RXNIs2xAi+iC+txWv8VG1L+ZzwHnjKKNZ4WJW3LrzrYmHjkY24vDkoZvB2ZeJhRRgHISOlbWHEAgY6l26EkMo+aWsTp2DaEt/5OS7R/9acdMB+Ok+n9c X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 371c8461-3c52-4abb-00e3-08d94c4d7c0f X-MS-Exchange-CrossTenant-AuthSource: DB6PR0402MB2760.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 21 Jul 2021 13:43:13.1034 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 5YVNRUKX8fZtQzIu5LVy4ICeYIrQfr2ASmQH097Du07IeBC8SJ1NdcjO46Z7RznAyZ4WXUc1WkG2G+Wvft+3Ag== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB7PR04MB4633 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.2 at phobos.denx.de X-Virus-Status: Clean From: Peng Fan V4: Fix checkpatch errors Fix some checkpatch warnings, there are still warnings such as pin header and dts exceed 100. Tom, Stefano, please see whether you are happy with this patchset. V3: Fix build error which break 8MN, pass buildman for i.MX. Select GPIO_EXTRA_HEADER for 8ULP to fix build break which caused by upstream change. Rebased Drop 7ULP, since already been picked up. V2: Rebased and test on new revision silicon with upower included. The i.MX 8ULP crossover applications processor family brings ultra-low power processing and advanced integrated security with EdgeLockTM secure enclave to the intelligent edge. It includes an uPower core for handling power related functions. This patchset is to add initial support for i.MX8ULP, with core soc functions, clock, dtsi, and evk board. Peng Fan (24): arm: imx: add i.MX8ULP basic Kconfig option arm: imx: add i.MX8ULP cpu type and helper arm: imx: sys_proto: move boot mode define to common header arm: imx8ulp: support print cpu info imx: imx8ulp: add get reset cause arm: imx: basic i.MX8ULP support arm: imx: parse-container: guard included header files arm: imx: move container Kconfig under mach-imx net: fec_mxc: support i.MX8ULP driver: serial: fsl_lpuart: support i.MX8ULP arm: imx8ulp: add clock support drivers: mmc: fsl_esdhc_imx: support i.MX8ULP arm: imx8ulp: disable wdog3 arm: imx8ulp: add rdc support arm: imx8ulp: add trdc release request arm: imx8ulp: release trdc and assign lpav from RTD to APD imx8ulp: unify rdc functions arm: imx8ulp: add dummy imx_get_mac_from_fuse arm: imx8ulp: add iomuxc support imx8ulp: soc: correct reset cause imx8ulp: move struct mu_type to common header imx8ulp: add upower api support arm: dts: add i.MX8ULP dtsi arm: imx: add i.MX8ULP EVK support Ye Li (20): arm: imx8: Move container parser and image to mach-imx common folder arm: imx8: Move container image header file to mach-imx arm: imx8ulp: add container support driver: misc: Add MU and S400 API to communicate with Sentinel pinctrl: Add pinctrl driver for imx8ulp arm: imx8ulp: soc: Change to use CMC1 to get bootcfg arm: imx8ulp: Enable full L2 cache in SPL arm: imx8ulp: Update the reset vector in u-boot drivers: misc: s400_api: Update S400_SUCCESS_IND to 0xd6 drivers: misc: imx8ulp: Add S400 API for image authentication drivers: misc: imx8ulp: Update S400 API for release RDC drivers: misc: s400_api: Update API for fuse read and write arm: imx8ulp: release and configure XRDC at early phase arm: imx8ulp: Probe the S400 MU device in arch init arm: iMX8ULP: Add boot device relevant functions arm: imx8ulp: Allocate DCNANO and MIPI_DSI to AD domain driver: misc: imx8ulp: Add fuse driver for imx8ulp imx8ulp: Use DGO_GP5 to get boot config imx8ulp: Add workaround for eMMC boot ddr: Add DDR driver for iMX8ULP Peng Fan (24): arm: imx: add i.MX8ULP basic Kconfig option arm: imx: add i.MX8ULP cpu type and helper arm: imx: sys_proto: move boot mode define to common header arm: imx8ulp: support print cpu info imx: imx8ulp: add get reset cause arm: imx: basic i.MX8ULP support arm: imx: parse-container: guard included header files arm: imx: move container Kconfig under mach-imx net: fec_mxc: support i.MX8ULP driver: serial: fsl_lpuart: support i.MX8ULP arm: imx8ulp: add clock support drivers: mmc: fsl_esdhc_imx: support i.MX8ULP arm: imx8ulp: disable wdog3 arm: imx8ulp: add rdc support arm: imx8ulp: add trdc release request arm: imx8ulp: release trdc and assign lpav from RTD to APD imx8ulp: unify rdc functions arm: imx8ulp: add dummy imx_get_mac_from_fuse arm: imx8ulp: add iomuxc support imx8ulp: soc: correct reset cause imx8ulp: move struct mu_type to common header imx8ulp: add upower api support arm: dts: add i.MX8ULP dtsi arm: imx: add i.MX8ULP EVK support Ye Li (20): arm: imx8: Move container parser and image to mach-imx common folder arm: imx8: Move container image header file to mach-imx arm: imx8ulp: add container support driver: misc: Add MU and S400 API to communicate with Sentinel pinctrl: Add pinctrl driver for imx8ulp arm: imx8ulp: soc: Change to use CMC1 to get bootcfg arm: imx8ulp: Enable full L2 cache in SPL arm: imx8ulp: Update the reset vector in u-boot drivers: misc: s400_api: Update S400_SUCCESS_IND to 0xd6 drivers: misc: imx8ulp: Add S400 API for image authentication drivers: misc: imx8ulp: Update S400 API for release RDC drivers: misc: s400_api: Update API for fuse read and write arm: imx8ulp: release and configure XRDC at early phase arm: imx8ulp: Probe the S400 MU device in arch init arm: iMX8ULP: Add boot device relevant functions arm: imx8ulp: Allocate DCNANO and MIPI_DSI to AD domain driver: misc: imx8ulp: Add fuse driver for imx8ulp imx8ulp: Use DGO_GP5 to get boot config imx8ulp: Add workaround for eMMC boot ddr: Add DDR driver for iMX8ULP arch/arm/Kconfig | 11 + arch/arm/Makefile | 4 +- arch/arm/dts/Makefile | 3 + arch/arm/dts/imx8ulp-evk-u-boot.dtsi | 40 + arch/arm/dts/imx8ulp-evk.dts | 223 ++++ arch/arm/dts/imx8ulp-pinfunc.h | 978 ++++++++++++++ arch/arm/dts/imx8ulp.dtsi | 728 +++++++++++ arch/arm/include/asm/arch-imx/cpu.h | 4 + arch/arm/include/asm/arch-imx8ulp/cgc.h | 130 ++ arch/arm/include/asm/arch-imx8ulp/clock.h | 41 + arch/arm/include/asm/arch-imx8ulp/ddr.h | 38 + arch/arm/include/asm/arch-imx8ulp/gpio.h | 20 + arch/arm/include/asm/arch-imx8ulp/imx-regs.h | 162 +++ .../include/asm/arch-imx8ulp/imx8ulp-pins.h | 60 + arch/arm/include/asm/arch-imx8ulp/iomux.h | 82 ++ arch/arm/include/asm/arch-imx8ulp/mu_hal.h | 12 + arch/arm/include/asm/arch-imx8ulp/pcc.h | 139 ++ arch/arm/include/asm/arch-imx8ulp/rdc.h | 27 + arch/arm/include/asm/arch-imx8ulp/s400_api.h | 41 + arch/arm/include/asm/arch-imx8ulp/sys_proto.h | 19 + arch/arm/include/asm/arch-imx8ulp/upower.h | 15 + arch/arm/include/asm/arch-mx7ulp/sys_proto.h | 9 - arch/arm/include/asm/global_data.h | 5 + .../asm/{arch-imx8 => mach-imx}/image.h | 2 + arch/arm/include/asm/mach-imx/sys_proto.h | 13 +- arch/arm/mach-imx/Kconfig | 15 +- arch/arm/mach-imx/Makefile | 5 + arch/arm/mach-imx/cmd_dek.c | 2 +- .../{imx8/image.c => image-container.c} | 51 +- arch/arm/mach-imx/imx8/Kconfig | 13 - arch/arm/mach-imx/imx8/Makefile | 3 - arch/arm/mach-imx/imx8/ahab.c | 2 +- arch/arm/mach-imx/imx8ulp/Kconfig | 23 + arch/arm/mach-imx/imx8ulp/Makefile | 11 + arch/arm/mach-imx/imx8ulp/cgc.c | 455 +++++++ arch/arm/mach-imx/imx8ulp/clock.c | 397 ++++++ arch/arm/mach-imx/imx8ulp/iomux.c | 58 + arch/arm/mach-imx/imx8ulp/lowlevel_init.S | 26 + arch/arm/mach-imx/imx8ulp/pcc.c | 449 +++++++ arch/arm/mach-imx/imx8ulp/rdc.c | 411 ++++++ arch/arm/mach-imx/imx8ulp/soc.c | 545 ++++++++ arch/arm/mach-imx/imx8ulp/upower/Makefile | 6 + arch/arm/mach-imx/imx8ulp/upower/upower_api.c | 486 +++++++ arch/arm/mach-imx/imx8ulp/upower/upower_api.h | 258 ++++ arch/arm/mach-imx/imx8ulp/upower/upower_hal.c | 180 +++ .../arm/mach-imx/{imx8 => }/parse-container.c | 4 +- arch/arm/mach-imx/spl_imx_romapi.c | 172 ++- board/freescale/imx8ulp_evk/Kconfig | 14 + board/freescale/imx8ulp_evk/MAINTAINERS | 6 + board/freescale/imx8ulp_evk/Makefile | 7 + board/freescale/imx8ulp_evk/ddr_init.c | 207 +++ board/freescale/imx8ulp_evk/imx8ulp_evk.c | 67 + board/freescale/imx8ulp_evk/lpddr4_timing.c | 1159 +++++++++++++++++ board/freescale/imx8ulp_evk/spl.c | 105 ++ configs/imx8ulp_evk_defconfig | 103 ++ drivers/Makefile | 1 + drivers/ddr/imx/Kconfig | 1 + drivers/ddr/imx/imx8ulp/Kconfig | 11 + drivers/ddr/imx/imx8ulp/Makefile | 9 + drivers/ddr/imx/imx8ulp/ddr_init.c | 217 +++ drivers/misc/Makefile | 1 + drivers/misc/imx8ulp/Makefile | 4 + drivers/misc/imx8ulp/fuse.c | 198 +++ drivers/misc/imx8ulp/imx8ulp_mu.c | 234 ++++ drivers/misc/imx8ulp/s400_api.c | 244 ++++ drivers/mmc/Kconfig | 2 +- drivers/mmc/fsl_esdhc_imx.c | 12 +- drivers/net/Kconfig | 2 +- drivers/net/fec_mxc.c | 2 +- drivers/pinctrl/nxp/Kconfig | 14 + drivers/pinctrl/nxp/Makefile | 1 + drivers/pinctrl/nxp/pinctrl-imx8ulp.c | 44 + include/configs/imx8ulp_evk.h | 107 ++ include/dt-bindings/clock/imx8ulp-clock.h | 247 ++++ include/fsl_lpuart.h | 2 +- 75 files changed, 9313 insertions(+), 86 deletions(-) create mode 100644 arch/arm/dts/imx8ulp-evk-u-boot.dtsi create mode 100644 arch/arm/dts/imx8ulp-evk.dts create mode 100644 arch/arm/dts/imx8ulp-pinfunc.h create mode 100644 arch/arm/dts/imx8ulp.dtsi create mode 100644 arch/arm/include/asm/arch-imx8ulp/cgc.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/clock.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/ddr.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/gpio.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/imx-regs.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/imx8ulp-pins.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/iomux.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/mu_hal.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/pcc.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/rdc.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/s400_api.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/sys_proto.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/upower.h rename arch/arm/include/asm/{arch-imx8 => mach-imx}/image.h (95%) rename arch/arm/mach-imx/{imx8/image.c => image-container.c} (79%) create mode 100644 arch/arm/mach-imx/imx8ulp/Kconfig create mode 100644 arch/arm/mach-imx/imx8ulp/Makefile create mode 100644 arch/arm/mach-imx/imx8ulp/cgc.c create mode 100644 arch/arm/mach-imx/imx8ulp/clock.c create mode 100644 arch/arm/mach-imx/imx8ulp/iomux.c create mode 100644 arch/arm/mach-imx/imx8ulp/lowlevel_init.S create mode 100644 arch/arm/mach-imx/imx8ulp/pcc.c create mode 100644 arch/arm/mach-imx/imx8ulp/rdc.c create mode 100644 arch/arm/mach-imx/imx8ulp/soc.c create mode 100644 arch/arm/mach-imx/imx8ulp/upower/Makefile create mode 100644 arch/arm/mach-imx/imx8ulp/upower/upower_api.c create mode 100644 arch/arm/mach-imx/imx8ulp/upower/upower_api.h create mode 100644 arch/arm/mach-imx/imx8ulp/upower/upower_hal.c rename arch/arm/mach-imx/{imx8 => }/parse-container.c (98%) create mode 100644 board/freescale/imx8ulp_evk/Kconfig create mode 100644 board/freescale/imx8ulp_evk/MAINTAINERS create mode 100644 board/freescale/imx8ulp_evk/Makefile create mode 100644 board/freescale/imx8ulp_evk/ddr_init.c create mode 100644 board/freescale/imx8ulp_evk/imx8ulp_evk.c create mode 100644 board/freescale/imx8ulp_evk/lpddr4_timing.c create mode 100644 board/freescale/imx8ulp_evk/spl.c create mode 100644 configs/imx8ulp_evk_defconfig create mode 100644 drivers/ddr/imx/imx8ulp/Kconfig create mode 100644 drivers/ddr/imx/imx8ulp/Makefile create mode 100644 drivers/ddr/imx/imx8ulp/ddr_init.c create mode 100644 drivers/misc/imx8ulp/Makefile create mode 100644 drivers/misc/imx8ulp/fuse.c create mode 100644 drivers/misc/imx8ulp/imx8ulp_mu.c create mode 100644 drivers/misc/imx8ulp/s400_api.c create mode 100644 drivers/pinctrl/nxp/pinctrl-imx8ulp.c create mode 100644 include/configs/imx8ulp_evk.h create mode 100644 include/dt-bindings/clock/imx8ulp-clock.h -- 2.30.0