From patchwork Tue Jun 29 02:31:54 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Peng Fan \(OSS\)" X-Patchwork-Id: 468267 Delivered-To: patch@linaro.org Received: by 2002:a02:c94a:0:0:0:0:0 with SMTP id u10csp4504435jao; Mon, 28 Jun 2021 18:59:21 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwvvM8gotL7QIEGv/X4r8OSROz3dOINZXZjw5AqiwwZK2zIADDUBAaA9ZojlCQVzZMCUsdI X-Received: by 2002:a17:906:2dcc:: with SMTP id h12mr2860279eji.127.1624931960886; Mon, 28 Jun 2021 18:59:20 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1624931960; cv=pass; d=google.com; s=arc-20160816; b=tCTGVucwj0mz2aPjF3PRuXOcdsw+mLAEbcjlKj+F6YmGcALPO7SiukfFrooeWj7/Ut DFNTmYtqmCNAkr5OeE0dG2EQuXZErqetV16PCBRsIfbmkJG1Ks9PgV71VhUWrIEZV6vK BnE10+THPFr7cQzhHAfl2T1e+a6S+dNLrCiKw9pCnA7vIVLC/bk1vM5g+gwgjg63NHHL 99pC3TlT1rOheV9GDKp6+XtvVTDWq8RJehFnePNPSpgnJR2UzJL7KZ1Y5Iyq/EBk+rjP 4KflWQ6bhahlPozEczymSVMRWmFXhjIfSHdmcLqgUFWrdlND6yeU0mMHp5yA8u4XI71n aXIg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:mime-version :content-transfer-encoding:message-id:date:subject:cc:to:from :dkim-signature; bh=PsP4RvFOQsn9T/xJ0wAnfmk6s780DwNEk2I1Q3z2O2s=; b=woOFsENWMxgaEfpmoImI2frAvPgg7CDLbEohG9WSReI+Z/tMLCuvrVY6OLAXfhalRL ND1L811Dt3DOLRzrvm85ylcy1BYiqYsmyqc8jPBXm+1Zk1AHB019ELF9mgOGLOxkztv6 3QekTOIOOuGP2WfTdxzUKk/T6Cjqq7xpcZgssrUo3zHyEFr19Ml4nNFtH6RNtwUJNArx Mty18Sx4T1+hZdvKjxMT18HbRph7+VSxRxGFHrlzCG0nf/l1Noeta1fYjLv6qODhATcF P4fevigvzhVFzVeE71pfj252B4G61XbUBJHbDjcdZ7R5bVwc2jrJM0LfYYuoGKnhvV5I bGpw== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@NXP1.onmicrosoft.com header.s=selector2-NXP1-onmicrosoft-com header.b="kQ4/PPg8"; arc=pass (i=1 spf=pass spfdomain=oss.nxp.com dkim=pass dkdomain=oss.nxp.com dmarc=pass fromdomain=oss.nxp.com); spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from phobos.denx.de (phobos.denx.de. [85.214.62.61]) by mx.google.com with ESMTPS id q10si1586770eji.503.2021.06.28.18.59.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 28 Jun 2021 18:59:20 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) client-ip=85.214.62.61; Authentication-Results: mx.google.com; dkim=pass header.i=@NXP1.onmicrosoft.com header.s=selector2-NXP1-onmicrosoft-com header.b="kQ4/PPg8"; arc=pass (i=1 spf=pass spfdomain=oss.nxp.com dkim=pass dkdomain=oss.nxp.com dmarc=pass fromdomain=oss.nxp.com); spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 85.214.62.61 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id EC00882E3F; Tue, 29 Jun 2021 03:59:17 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=oss.nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (1024-bit key; unprotected) header.d=NXP1.onmicrosoft.com header.i=@NXP1.onmicrosoft.com header.b="kQ4/PPg8"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 84E4B82E17; Tue, 29 Jun 2021 03:59:16 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-0.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,FORGED_SPF_HELO,MSGID_FROM_MTA_HEADER,SPF_HELO_PASS autolearn=no autolearn_force=no version=3.4.2 Received: from EUR04-DB3-obe.outbound.protection.outlook.com (mail-db3eur04on0628.outbound.protection.outlook.com [IPv6:2a01:111:f400:fe0c::628]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 9583B82E17 for ; Tue, 29 Jun 2021 03:59:13 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=none (p=none dis=none) header.from=oss.nxp.com Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=peng.fan@oss.nxp.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=FYGHQuwQ0qJXO7ekyxz0Akwt/aNZOQwgzLutaMaYLlAjgh3y3TULHrPlrQV5D8raKKW7KB7OBYz3L9UZy3KYG6JJdtXEvTYTVvhH70k7DbcbC1kgV5nALrplTIfWFkgBjM+6b/TAjpC4mkssSGB9XZ6jPUdK3yGgz/5DkixbtHNSnqWGvuislKkxlIb+TCAonLd3NTwT7nbDAb+QfkxKyIyvxxErMYfAtKEeUYRjEzo1sncXucqR19yuAl5kljyOv2hnSEuuNjtkiwprRolHf9RJAiDUboiomnMvYHFOxdcHbTtmyjZtmhEv4zARHFPwp/K8zTO5YhaV2XczBzWDyw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=PsP4RvFOQsn9T/xJ0wAnfmk6s780DwNEk2I1Q3z2O2s=; b=knvZeNP98u3d0fgDjKwH8Uns5AguHlivAYE2g9jWkOiTN+lBoWPHfpYZCj1nfL6bpvqkaWgXPWa/FReg2MXj6XXi7WJjpVC5cCwfEDDu1auYYZBQPrOCUIz7wdVJ7O0xcXwhYofuMRIJYECS09xn5IvAh43mNd6M5VdAuUFymQbZ2GmNJNJgW+3MJmZMvKxmDYU5jP8qr3u7EU/vBPAeKU1sRY2LtxaAYYcEC5XukCNQ96nNWJXxqYfrWEZ2rVKGy1JcxscxMGxqAvWns0J9x6aBPjzHlGUAJCsz8NqZqyVcqzIr06lMWLQ99sg9rapvWoQgHWIUc0VSyiy83FC1jg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=NXP1.onmicrosoft.com; s=selector2-NXP1-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=PsP4RvFOQsn9T/xJ0wAnfmk6s780DwNEk2I1Q3z2O2s=; b=kQ4/PPg8vfXudqejMvqUaglyZG509iquWfWHGkoiBbInFa2gnA+g0Q1K3SbotYRenE0Gql5X/xNjEQoyUQEn+ThzSpzL+42Jt4n4CFt0tS8S3VEfB3pmd0e7Nfg3IMADGV85joXs+HiAkHi+g9vQI0njlvPHldcdS+bYvTbktrI= Authentication-Results: denx.de; dkim=none (message not signed) header.d=none; denx.de; dmarc=none action=none header.from=oss.nxp.com; Received: from DB6PR0402MB2760.eurprd04.prod.outlook.com (2603:10a6:4:a1::14) by DB7PR04MB4633.eurprd04.prod.outlook.com (2603:10a6:5:36::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4264.19; Tue, 29 Jun 2021 01:59:10 +0000 Received: from DB6PR0402MB2760.eurprd04.prod.outlook.com ([fe80::c445:d742:eb76:86dd]) by DB6PR0402MB2760.eurprd04.prod.outlook.com ([fe80::c445:d742:eb76:86dd%9]) with mapi id 15.20.4264.026; Tue, 29 Jun 2021 01:59:10 +0000 From: "Peng Fan (OSS)" To: sbabic@denx.de, festevam@gmail.com Cc: uboot-imx@nxp.com, u-boot@lists.denx.de, Peng Fan Subject: [PATCH V2 00/46] imx: add i.MX8ULP support Date: Tue, 29 Jun 2021 10:31:54 +0800 Message-Id: <20210629023240.22394-1-peng.fan@oss.nxp.com> X-Mailer: git-send-email 2.30.0 X-Originating-IP: [119.31.174.71] X-ClientProxiedBy: SG2PR06CA0088.apcprd06.prod.outlook.com (2603:1096:3:14::14) To DB6PR0402MB2760.eurprd04.prod.outlook.com (2603:10a6:4:a1::14) MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from linux-1xn6.ap.freescale.net (119.31.174.71) by SG2PR06CA0088.apcprd06.prod.outlook.com (2603:1096:3:14::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4264.19 via Frontend Transport; Tue, 29 Jun 2021 01:59:08 +0000 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 9a927358-c7cf-4394-df07-08d93aa17c76 X-MS-TrafficTypeDiagnostic: DB7PR04MB4633: X-MS-Exchange-SharedMailbox-RoutingAgent-Processed: True X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:4941; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: do3kMduwMJdQeZ8BpHn/KSj0HRLKmAXPFAVgsf1Pk+m2Gab8kxWuSoPUvNpbtVGhtK0yWjAOGLammfgNUl/HSvb1VggdAmWijSAtAw0aAXOJouYEXrvWQyqWwEMfX0esuWo6eFTQIhjCALGEZQE3L4gUTJb5kQlEy0LfSNjcaGA0LBMZhPBBLwt/b9JPOppjRfhwV051zV5Sd+wNs3wZKBXLMOyiQ7a6hKvBXkLIE3dEsdpK70bDpFRc4fPA1BM5OH8beHfol9NCoOz9kL3mzhNmGCncBYkmrJsY/5SEe32GI88AYjqX5LOXBzQCNiUBewNKrFqSIsCIgWo7sEWANiLKolWgVh9V1zAN18SfIDIrhB3EuniYxMqk4NMDKnEOJ7HRblZI/kKoRlP73bvLEN/S5ZggukqL9qfYoWi46Atfg/KBZ+IXpkGTonY98KzMUEZ+uT/yBoIMot2+usT5fRYMKUu1n0hE3q6JYRFCf07YlRLBIOqe5brOiXZax/p/uSpPfGoo7GONcFRpauNJa60fwHjlwQ6LknqgDxqnpGvyorx+SYgjK3UB2qjLJQxurLjD5I3JjQy6X53ynn5DIf3d8vQxbqlpbe2tA0KbY+ycVmV4udedmSgDIf476GudlKyLWuywo3hDhsvGAdEMom5UAqB8oX0ARn+nsNxH1yGotwHu/PQRP8yU1sf4h0p7d7EDhx+6auby/HDoYqasCQ== X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DB6PR0402MB2760.eurprd04.prod.outlook.com; PTR:; CAT:NONE; SFS:(4636009)(346002)(376002)(39860400002)(136003)(366004)(396003)(16526019)(66946007)(38100700002)(38350700002)(8936002)(6666004)(4326008)(26005)(83380400001)(6506007)(1076003)(186003)(8676002)(2906002)(478600001)(6486002)(2616005)(956004)(5660300002)(52116002)(86362001)(66476007)(6512007)(316002)(66556008); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: xjLAsGef5ooasGlclKHI6Z5xhFYUVfKoy7l6JiHU+dh//DkgB4njs0x4dxz3WwFPb7ZmvuyHRzf5nRxvcPDNluFk0MYTZi2y19ANI9SeXJXB8v1WIYQsf9PlBvQp/XQcK+BE+9qifCkbnbcQxEYH6SnstJe8EIwIN0b4AMI5FBdKyyr93/TbMHMd69GmiVa5UBrEvLDPmWZUNpGL9xGOlWDNVuaYrq+sdAUNkTE2IO7Kf83t+bVOLXirK0/f4yB0qsTOX2BJuFVyk1zuAAxq/tcpTbKfw5FOJXJMRHE590oWxEpdo1KdSXTikO/kjHL2MtBWzNCTroEsUnse45Mv2QsgubgPk5kp9YI9BampI/hA6nh+/RzkokZC4gZ9xpGopSF0AVAA5xocHOV+H4hSo+iXtxBIdfyNCFF1H1AkSIlsOhTey6ECOy2vWsOtjhMpFI7P0Gzw96QAZs0fu+lu8HtdX+3zGtmDNJ8gZscGMlFqsUZkVJ5kbsRyTu41iujGTqP59uArpikhwQ9RfsO4b5t4tAIcMtQJOsVf+/uPGO+AUARgfJ5N7h+SVAdAelQiqYSrYXNgFWbv8gZGy08/IZ6bakIIdBhIRYHofsamZSVzYqkFhX9W+RIc34/EtAz+7vsx0Cm0oEvWSoZTvbsOlxA5uiGfRcV+SAi2G00oCt9NnGhl1CpjsvGVJmaEDq9h8idGi5wKWDZyhvUfOZWCA5itxKU8o+KNlzDuJfSUdFpzGmiKcCaMIx7DVuCNaGpTH0VgoQgb/IqhQupvxgde/BLMFA503fIDa3n7xThA8a2EC03DRsdGbqOxX6PTxQucVBdLIXkA9dmrTc3wv3oIkDf5dXzorqd2/qdBjqKJCg8HPrj/hnZJKedBgADddHQCetenTzDAdhmEV3sE9sdlnWRaifAeGvjqzl+iowTCtlCHBp0mTgzouebanZTNXYPS9Mwu2yYP/T0JPmIXCscrtQSrS86Y658eSBl+25tOgQgYatfx+Nm2eaMPKM9kGUS+LNerUdJUz55ExjtDIOxTJ5Aab7C94sJHri98z2Xct5aFnxInlSyPlE4onbgG8rse11IIrytmal9CzM1AVCVOHflrXPrCno5cOmXSim4OM4dhgAflu14ylhsHLNIKP0skK8TN/dYJ0TLSDV5CekHVXYXjPmCcFG3fRBW/VH+0IyKpNFiKp89Xxl63sblActJZpLJXbS4bXrWTm/E+53cR71ytQPOt19G+3wQ5kVXBuNZ3CsUlCSGdArsha1GDxcEEESxF2YQayJUw76GKJCxq2HpwRcqfjp0kmYVBRxla+betgISO36t1gce1puxfcT9hW3aZjZl4vd1WRDdGNn+Pdg== X-OriginatorOrg: oss.nxp.com X-MS-Exchange-CrossTenant-Network-Message-Id: 9a927358-c7cf-4394-df07-08d93aa17c76 X-MS-Exchange-CrossTenant-AuthSource: DB6PR0402MB2760.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Jun 2021 01:59:10.4815 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: D9CsDvePe5lgZ0UdugOQ9wKGMT9QTdIpyBPmlT2bunMjkk85heghaMHpFvIus1Lsdi7P+TpYcDvcLQuAy5OkPA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB7PR04MB4633 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.2 at phobos.denx.de X-Virus-Status: Clean From: Peng Fan V2: Rebased and test on new revision silicon with upower included. The i.MX 8ULP crossover applications processor family brings ultra-low power processing and advanced integrated security with EdgeLockTM secure enclave to the intelligent edge. It includes an uPower core for handling power related functions. This patchset is to add initial support for i.MX8ULP, with core soc functions, clock, dtsi, and evk board. Breno Lima (2): mx7ulp: Update unlock and refresh sequences in sWDOG driver mx7ulp: wdog: Wait for WDOG unlock and reconfiguration to complete Peng Fan (24): arm: imx: add i.MX8ULP basic Kconfig option arm: imx: add i.MX8ULP cpu type and helper arm: imx: sys_proto: move boot mode define to common header arm: imx8ulp: support print cpu info imx: imx8ulp: add get reset cause arm: imx: basic i.MX8ULP support arm: imx: parse-container: guard included header files arm: imx: move container Kconfig under mach-imx net: fec_mxc: support i.MX8ULP driver: serial: fsl_lpuart: support i.MX8ULP arm: imx8ulp: add clock support drivers: mmc: fsl_esdhc_imx: support i.MX8ULP arm: imx8ulp: disable wdog3 arm: imx8ulp: add rdc support arm: imx8ulp: add trdc release request arm: imx8ulp: release trdc and assign lpav from RTD to APD imx8ulp: unify rdc functions arm: imx8ulp: add dummy imx_get_mac_from_fuse arm: imx8ulp: add iomuxc support imx8ulp: soc: correct reset cause imx8ulp: move struct mu_type to common header imx8ulp: add upower api support arm: dts: add i.MX8ULP dtsi arm: imx: add i.MX8ULP EVK support Ye Li (20): arm: imx8: Move container parser and image to mach-imx common folder arm: imx8: Move container image header file to mach-imx arm: imx8ulp: add container support driver: misc: Add MU and S400 API to communicate with Sentinel pinctrl: Add pinctrl driver for imx8ulp arm: imx8ulp: soc: Change to use CMC1 to get bootcfg arm: imx8ulp: Enable full L2 cache in SPL arm: imx8ulp: Update the reset vector in u-boot drivers: misc: s400_api: Update S400_SUCCESS_IND to 0xd6 drivers: misc: imx8ulp: Add S400 API for image authentication drivers: misc: imx8ulp: Update S400 API for release RDC drivers: misc: s400_api: Update API for fuse read and write arm: imx8ulp: release and configure XRDC at early phase arm: imx8ulp: Probe the S400 MU device in arch init arm: iMX8ULP: Add boot device relevant functions arm: imx8ulp: Allocate DCNANO and MIPI_DSI to AD domain driver: misc: imx8ulp: Add fuse driver for imx8ulp imx8ulp: Use DGO_GP5 to get boot config imx8ulp: Add workaround for eMMC boot ddr: Add DDR driver for iMX8ULP arch/arm/Kconfig | 10 + arch/arm/Makefile | 4 +- arch/arm/dts/Makefile | 3 + arch/arm/dts/imx8ulp-evk-u-boot.dtsi | 40 + arch/arm/dts/imx8ulp-evk.dts | 223 ++++ arch/arm/dts/imx8ulp-pinfunc.h | 978 ++++++++++++++ arch/arm/dts/imx8ulp.dtsi | 728 +++++++++++ arch/arm/include/asm/arch-imx/cpu.h | 4 + arch/arm/include/asm/arch-imx8ulp/cgc.h | 130 ++ arch/arm/include/asm/arch-imx8ulp/clock.h | 41 + arch/arm/include/asm/arch-imx8ulp/ddr.h | 38 + arch/arm/include/asm/arch-imx8ulp/gpio.h | 20 + arch/arm/include/asm/arch-imx8ulp/imx-regs.h | 162 +++ .../include/asm/arch-imx8ulp/imx8ulp-pins.h | 60 + arch/arm/include/asm/arch-imx8ulp/iomux.h | 82 ++ arch/arm/include/asm/arch-imx8ulp/mu_hal.h | 12 + arch/arm/include/asm/arch-imx8ulp/pcc.h | 139 ++ arch/arm/include/asm/arch-imx8ulp/rdc.h | 27 + arch/arm/include/asm/arch-imx8ulp/s400_api.h | 41 + arch/arm/include/asm/arch-imx8ulp/sys_proto.h | 19 + arch/arm/include/asm/arch-imx8ulp/upower.h | 15 + arch/arm/include/asm/arch-mx7ulp/sys_proto.h | 9 - arch/arm/include/asm/global_data.h | 5 + .../asm/{arch-imx8 => mach-imx}/image.h | 2 + arch/arm/include/asm/mach-imx/sys_proto.h | 13 +- arch/arm/mach-imx/Kconfig | 15 +- arch/arm/mach-imx/Makefile | 5 + arch/arm/mach-imx/cmd_dek.c | 2 +- .../{imx8/image.c => image-container.c} | 51 +- arch/arm/mach-imx/imx8/Kconfig | 13 - arch/arm/mach-imx/imx8/Makefile | 3 - arch/arm/mach-imx/imx8/ahab.c | 2 +- arch/arm/mach-imx/imx8ulp/Kconfig | 23 + arch/arm/mach-imx/imx8ulp/Makefile | 11 + arch/arm/mach-imx/imx8ulp/cgc.c | 455 +++++++ arch/arm/mach-imx/imx8ulp/clock.c | 397 ++++++ arch/arm/mach-imx/imx8ulp/iomux.c | 58 + arch/arm/mach-imx/imx8ulp/lowlevel_init.S | 26 + arch/arm/mach-imx/imx8ulp/pcc.c | 449 +++++++ arch/arm/mach-imx/imx8ulp/rdc.c | 411 ++++++ arch/arm/mach-imx/imx8ulp/soc.c | 544 ++++++++ arch/arm/mach-imx/imx8ulp/upower/Makefile | 6 + arch/arm/mach-imx/imx8ulp/upower/upower_api.c | 486 +++++++ arch/arm/mach-imx/imx8ulp/upower/upower_api.h | 258 ++++ arch/arm/mach-imx/imx8ulp/upower/upower_hal.c | 179 +++ .../arm/mach-imx/{imx8 => }/parse-container.c | 4 +- arch/arm/mach-imx/spl_imx_romapi.c | 172 ++- board/freescale/imx8ulp_evk/Kconfig | 14 + board/freescale/imx8ulp_evk/MAINTAINERS | 6 + board/freescale/imx8ulp_evk/Makefile | 7 + board/freescale/imx8ulp_evk/ddr_init.c | 207 +++ board/freescale/imx8ulp_evk/imx8ulp_evk.c | 67 + board/freescale/imx8ulp_evk/lpddr4_timing.c | 1159 +++++++++++++++++ board/freescale/imx8ulp_evk/spl.c | 115 ++ configs/imx8ulp_evk_defconfig | 103 ++ drivers/Makefile | 1 + drivers/ddr/imx/Kconfig | 1 + drivers/ddr/imx/imx8ulp/Kconfig | 11 + drivers/ddr/imx/imx8ulp/Makefile | 9 + drivers/ddr/imx/imx8ulp/ddr_init.c | 217 +++ drivers/misc/Makefile | 1 + drivers/misc/imx8ulp/Makefile | 4 + drivers/misc/imx8ulp/fuse.c | 198 +++ drivers/misc/imx8ulp/imx8ulp_mu.c | 234 ++++ drivers/misc/imx8ulp/s400_api.c | 244 ++++ drivers/mmc/Kconfig | 2 +- drivers/mmc/fsl_esdhc_imx.c | 12 +- drivers/net/Kconfig | 2 +- drivers/net/fec_mxc.c | 2 +- drivers/pinctrl/nxp/Kconfig | 14 + drivers/pinctrl/nxp/Makefile | 1 + drivers/pinctrl/nxp/pinctrl-imx8ulp.c | 44 + drivers/watchdog/ulp_wdog.c | 57 +- include/configs/imx8ulp_evk.h | 107 ++ include/dt-bindings/clock/imx8ulp-clock.h | 247 ++++ include/fsl_lpuart.h | 2 +- 76 files changed, 9357 insertions(+), 106 deletions(-) create mode 100644 arch/arm/dts/imx8ulp-evk-u-boot.dtsi create mode 100644 arch/arm/dts/imx8ulp-evk.dts create mode 100644 arch/arm/dts/imx8ulp-pinfunc.h create mode 100644 arch/arm/dts/imx8ulp.dtsi create mode 100644 arch/arm/include/asm/arch-imx8ulp/cgc.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/clock.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/ddr.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/gpio.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/imx-regs.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/imx8ulp-pins.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/iomux.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/mu_hal.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/pcc.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/rdc.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/s400_api.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/sys_proto.h create mode 100644 arch/arm/include/asm/arch-imx8ulp/upower.h rename arch/arm/include/asm/{arch-imx8 => mach-imx}/image.h (95%) rename arch/arm/mach-imx/{imx8/image.c => image-container.c} (79%) create mode 100644 arch/arm/mach-imx/imx8ulp/Kconfig create mode 100644 arch/arm/mach-imx/imx8ulp/Makefile create mode 100644 arch/arm/mach-imx/imx8ulp/cgc.c create mode 100644 arch/arm/mach-imx/imx8ulp/clock.c create mode 100644 arch/arm/mach-imx/imx8ulp/iomux.c create mode 100644 arch/arm/mach-imx/imx8ulp/lowlevel_init.S create mode 100644 arch/arm/mach-imx/imx8ulp/pcc.c create mode 100644 arch/arm/mach-imx/imx8ulp/rdc.c create mode 100644 arch/arm/mach-imx/imx8ulp/soc.c create mode 100644 arch/arm/mach-imx/imx8ulp/upower/Makefile create mode 100644 arch/arm/mach-imx/imx8ulp/upower/upower_api.c create mode 100644 arch/arm/mach-imx/imx8ulp/upower/upower_api.h create mode 100644 arch/arm/mach-imx/imx8ulp/upower/upower_hal.c rename arch/arm/mach-imx/{imx8 => }/parse-container.c (98%) create mode 100644 board/freescale/imx8ulp_evk/Kconfig create mode 100644 board/freescale/imx8ulp_evk/MAINTAINERS create mode 100644 board/freescale/imx8ulp_evk/Makefile create mode 100644 board/freescale/imx8ulp_evk/ddr_init.c create mode 100644 board/freescale/imx8ulp_evk/imx8ulp_evk.c create mode 100644 board/freescale/imx8ulp_evk/lpddr4_timing.c create mode 100644 board/freescale/imx8ulp_evk/spl.c create mode 100644 configs/imx8ulp_evk_defconfig create mode 100644 drivers/ddr/imx/imx8ulp/Kconfig create mode 100644 drivers/ddr/imx/imx8ulp/Makefile create mode 100644 drivers/ddr/imx/imx8ulp/ddr_init.c create mode 100644 drivers/misc/imx8ulp/Makefile create mode 100644 drivers/misc/imx8ulp/fuse.c create mode 100644 drivers/misc/imx8ulp/imx8ulp_mu.c create mode 100644 drivers/misc/imx8ulp/s400_api.c create mode 100644 drivers/pinctrl/nxp/pinctrl-imx8ulp.c create mode 100644 include/configs/imx8ulp_evk.h create mode 100644 include/dt-bindings/clock/imx8ulp-clock.h -- 2.30.0