From patchwork Wed May 19 05:44:21 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Masami Hiramatsu X-Patchwork-Id: 442357 Delivered-To: patch@linaro.org Received: by 2002:a02:7a1b:0:0:0:0:0 with SMTP id a27csp984291jac; Tue, 18 May 2021 22:44:37 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxaEY/pyKOJLRvS1wKwXU2Da6jdF9cewH+4mwG3yDHEBAPdFdEEH2EPYYCa4QOiN7qcAABx X-Received: by 2002:aa7:ce0b:: with SMTP id d11mr12128832edv.283.1621403077732; Tue, 18 May 2021 22:44:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1621403077; cv=none; d=google.com; s=arc-20160816; b=aLwylkHMPBH1t8s8vx/E9VA5Yswtz7wiiSroN+v1wCIPIdElRkaIC0oT6CjL4ijkId A2LHMsH53fvTbLZmvSibNO5rmFUBuq68pyAb7XK8fCXI7NAIxeFPjb0kNec0mZ1LP+Xk 1m1j+9DGtMDGamVpAlL4psqpScEjN+OkRsL1aVHPdbQAuUi4uQ7bXm3adwbXCGq+63rr tkob2t5GQvuXufnM4yeuvA6jvSavdEO2NJ0WL8P5OI6pO67tnnqeoNppifYFwQjwlXgD BtZYaPAEK1TsHpx42dqDSNZq0fWTvao52xlwVhjBpUoGXc0JyywJBhfpIukzrvJ65SBV F9IA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:user-agent:message-id:date:subject:cc:to:from :dkim-signature; bh=q/K1AVBImsZhJ6uWFhCxwPHRXFHXrPxiCXZv9HwCZPk=; b=ZnzVGDe0YCxs/lTC/wpTj9djjz/a0BLRtAYHq0qGq+pA/xJ3wzsuFjyr74pRutQCom 2FWK89bnouPzNbAFqa/QiXB922i8Td66+Q5QRtBglXZOMN7/Fy9hahPhOMHDxI28Tirb cM1Wt9ZQ7cogf659U9gs/ESUqAQVo70+6KD8JCx+LFnJE1c8+tZTOLEqwmc7oJFGH67K R+p8edzQr8AgJ5EFvG9aC2sMqPp0eYfJZXgHQf4s63hXRZcrmxHVWI6NnoOYQkWoa4Ly 08lb68DAKcFq6MwFOxrBYRJh96sKtQzDzeP+ankTRl/HjZkXJVrvCor6+VUJ6WCIDFss pwHA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="TOO/H9Eq"; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [2a01:238:438b:c500:173d:9f52:ddab:ee01]) by mx.google.com with ESMTPS id nc10si17057031ejc.734.2021.05.18.22.44.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 May 2021 22:44:37 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="TOO/H9Eq"; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id ECA78816D2; Wed, 19 May 2021 07:44:33 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="TOO/H9Eq"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 8EC0480412; Wed, 19 May 2021 07:44:32 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,SPF_HELO_NONE autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-pl1-x636.google.com (mail-pl1-x636.google.com [IPv6:2607:f8b0:4864:20::636]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id 0A99E80412 for ; Wed, 19 May 2021 07:44:29 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=masami.hiramatsu@linaro.org Received: by mail-pl1-x636.google.com with SMTP id b7so2223391plg.0 for ; Tue, 18 May 2021 22:44:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:user-agent:mime-version :content-transfer-encoding; bh=q/K1AVBImsZhJ6uWFhCxwPHRXFHXrPxiCXZv9HwCZPk=; b=TOO/H9EqdvFShQEw2VYNn/dC+e4v77RYu2e35bfci0MSHX9dfthpp3typFdm/FtM6D ch9Xfm45QrASqcajUv1pL5WxIXOns+tHQW9t5j8bIjbxSr8wX4LYYitpW5t6rRUykkXt p9MP11iYxLvKCmz5DXKSq0ux6LGo8xWXM2W/tNOTcydTpUWiOF3kK8M4sVSeLzepo/gG czpk0pW/5zNQvBqHKdqLfUDdgtE1BGEQN4PMJMrsAtaSDluk/NypXl4kND/Qh5gvXGnE b7RDURRE9b9DNahiU09JEcgXOGGjuh6xNNgaTzernzqSvA+H2FSpToub7Fe+2X8zI5Dx v/Dg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:user-agent :mime-version:content-transfer-encoding; bh=q/K1AVBImsZhJ6uWFhCxwPHRXFHXrPxiCXZv9HwCZPk=; b=ka7QR9DxwAXCseCRlvq11T9jLD+7tQ24EIxf60tZXokjne2EHHG8jsHbi/S3B5dhLX NDVOTPelj+zYGM3zordmc8v742E7kQeRNQC3E2J5hSBE5NHzefI12XG4QLmlqhnqq8o6 GdBA5pBPHqUa0Cr4yVRcfudAuDncvHibi8Yjh9HqFCyvGtZlySQBgwMQmw3cowxznaJf ecgcN9esZwzHt+bxaZ4B15ZQZzM5RFxIDhYbBkZvo33G7B4rd03H1MK4HR67Qzua6Ivs 1CsPnEN8ZcXXEDCECL8ubYrsuQfaZysshKF4Nw18AQ+u1rcIpcx+IL1eqVV+tJRua2Mr 8lfQ== X-Gm-Message-State: AOAM533vqA2A/p9RrgTuBpfOfwKqYC7crv/4iSbETjKQxRj6MtTHkdbG R9IxsqrwGJLBfHfq3rpLKJHcUA== X-Received: by 2002:a17:902:8608:b029:f0:ba5b:5c42 with SMTP id f8-20020a1709028608b02900f0ba5b5c42mr8843790plo.67.1621403067326; Tue, 18 May 2021 22:44:27 -0700 (PDT) Received: from localhost.localdomain (NE2965lan1.rev.em-net.ne.jp. [210.141.244.193]) by smtp.gmail.com with ESMTPSA id 11sm8816498pfh.182.2021.05.18.22.44.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 18 May 2021 22:44:26 -0700 (PDT) From: Masami Hiramatsu To: Peng Fan , Simon Glass , Tom Rini , Heinrich Schuchardt , Alexander Graf , Jagan Teki , Vignesh R , Joe Hershberger , Ramon Fried , Sughosh Ganu Cc: Masami Hiramatsu , Jassi Brar , Ilias Apalodimas , Masahisa Kojima , Takahiro Akashi , Tim Harvey , Bin Meng , u-boot@lists.denx.de, Jaehoon Chung Subject: [PATCH v4 00/14] arm64: synquacer: Add SynQuacer/DeveloperBox support Date: Wed, 19 May 2021 14:44:21 +0900 Message-Id: <162140306116.47256.6799058439792039400.stgit@localhost> X-Mailer: git-send-email 2.25.1 User-Agent: StGit/0.19 MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.34 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.102.4 at phobos.denx.de X-Virus-Status: Clean Hi, Here is the 4th version of the series (including some fixes for build errors) to add SynQuacer/DeveloperBox 96board EE suport on U-Boot. This series includes not only DeveloperBox support but also some fixes for the issues which I faced while porting U-Boot on the DeveloperBox. First 3 patches are fixes, next 1 patch is a code cleanup for generic gpio for arm. The next 7 patches adding DeveloperBox devices and board support. The last 3 patches are related to the UEFI capsule update (including bugfixes). Previous version is here: https://lists.denx.de/pipermail/u-boot/2021-May/449305.html Changes in v4 ------------- I dropped a PCI bugfix because it has been merged. And add I2C driver and enable RTC and EBBR support on the configuration. [06/14]: - Add Jaehoon's reviewed-by (Thanks!) [09/14]: - Add a new i2c driver. [10/14]: - Add i2c0 and RTC node. [11/14]: - Add I2C and RTC configuration. - Enable RTC and Date command. - Remove I2C0 node before booting linux to hide it same as EDK2 does. - Add some configurations to make it EBBR compliant. [14/14]: - Add some config options for EBBR. BTW, should I split fixes from this series? (since I didn't expect this took so long...) DeveloperBox ============ DeveloperBox is a certified 96boards Enterprise Edition board. The board/SoC has: - * Socionext SC2A11 24-cores ARM Cortex-A53 on tbe Mini-ATX form factor motherboard * 4 DIMM slots (4GB DDR4-2400 UDIMM shipped by default) * 1 4xPCIe Gen2 slot and 2 1xPCIe Gen2 slots (1x slots are connected via PCIe bridge chip) * 4 USB-3.0 ports * 2 SATA ports * 1 GbE network port * 1 USB-UART serial port (micro USB) * 64MB SPI NOR Flash * 8GB eMMC Flash Storage * 96boards LS connector The DeveloperBox schematic can be found here: - https://www.96boards.org/documentation/enterprise/developerbox/hardware-docs/mzsc2am_v03_20180115_a.pdf And the other documents can be found here: - https://www.96boards.org/documentation/enterprise/developerbox/ Currently, the U-Boot port supports: - * USB * eMMC * SPI-NOR * SATA * GbE The DeveloperBox boots the TF-A and EDK2 as a main bootloader by default. The DeveloperBox U-Boot port will replace the EDK2 and boot from TF-A as BL33, but no need to combine with it. Thank you, --- Jassi Brar (4): mmc: synquacer: Add SynQuacer F_SDH30 SDHCI driver spi: synquacer: Add HSSPI SPI controller driver for SynQuacer net: synquacer: Add netsec driver i2c: synquacer: SNI Synquacer I2C controller Masami Hiramatsu (10): ata: ahci-pci: Use scsi_ops to initialize ops dm: pci: Skip setting VGA bridge bits if parent device is the host bus efi: Fix to use null handle to create new handle for efi_fmp_raw gpio: Introduce CONFIG_GPIO_EXTRA_HEADER to cleanup #ifdefs pci: synquacer: Add SynQuacer ECAM based PCIe driver ARM: dts: synquacer: Add device trees for DeveloperBox board: synquacer: Add DeveloperBox 96boards EE support dfu_mtd: Ignore non-implemented lock device failure doc: qemu: arm64: Fix the documentation of capsule update configs: synquacer: Enable EFI capsule update support arch/arm/Kconfig | 108 ++ arch/arm/dts/Makefile | 2 arch/arm/dts/synquacer-sc2a11-caches.dtsi | 73 + .../dts/synquacer-sc2a11-developerbox-u-boot.dtsi | 75 + arch/arm/dts/synquacer-sc2a11-developerbox.dts | 56 + arch/arm/dts/synquacer-sc2a11.dtsi | 595 ++++++++++ arch/arm/include/asm/gpio.h | 8 board/socionext/developerbox/Kconfig | 36 + board/socionext/developerbox/MAINTAINERS | 14 board/socionext/developerbox/Makefile | 9 board/socionext/developerbox/developerbox.c | 146 +++ configs/synquacer_developerbox_defconfig | 131 ++ doc/board/emulation/qemu_capsule_update.rst | 11 doc/board/index.rst | 1 doc/board/socionext/developerbox.rst | 87 ++ doc/board/socionext/index.rst | 9 drivers/ata/ahci-pci.c | 2 drivers/dfu/dfu_mtd.c | 2 drivers/i2c/Kconfig | 7 drivers/i2c/Makefile | 1 drivers/i2c/synquacer_i2c.c | 338 ++++++ drivers/mmc/Kconfig | 10 drivers/mmc/Makefile | 1 drivers/mmc/f_sdh30.c | 81 + drivers/net/Kconfig | 8 drivers/net/Makefile | 1 drivers/net/sni_netsec.c | 1134 ++++++++++++++++++++ drivers/pci/Kconfig | 12 drivers/pci/Makefile | 1 drivers/pci/pci-uclass.c | 3 drivers/pci/pcie_ecam_synquacer.c | 600 +++++++++++ drivers/spi/Kconfig | 8 drivers/spi/Makefile | 1 drivers/spi/spi-synquacer.c | 491 +++++++++ include/configs/synquacer.h | 115 ++ lib/efi_loader/efi_capsule.c | 2 36 files changed, 4162 insertions(+), 17 deletions(-) create mode 100644 arch/arm/dts/synquacer-sc2a11-caches.dtsi create mode 100644 arch/arm/dts/synquacer-sc2a11-developerbox-u-boot.dtsi create mode 100644 arch/arm/dts/synquacer-sc2a11-developerbox.dts create mode 100644 arch/arm/dts/synquacer-sc2a11.dtsi create mode 100644 board/socionext/developerbox/Kconfig create mode 100644 board/socionext/developerbox/MAINTAINERS create mode 100644 board/socionext/developerbox/Makefile create mode 100644 board/socionext/developerbox/developerbox.c create mode 100644 configs/synquacer_developerbox_defconfig create mode 100644 doc/board/socionext/developerbox.rst create mode 100644 doc/board/socionext/index.rst create mode 100644 drivers/i2c/synquacer_i2c.c create mode 100644 drivers/mmc/f_sdh30.c create mode 100644 drivers/net/sni_netsec.c create mode 100644 drivers/pci/pcie_ecam_synquacer.c create mode 100644 drivers/spi/spi-synquacer.c create mode 100644 include/configs/synquacer.h -- Masami Hiramatsu Tested-by: Ilias Apalodimas