From patchwork Sun Oct 27 21:00:40 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Greg KH X-Patchwork-Id: 177841 Delivered-To: patch@linaro.org Received: by 2002:a92:409a:0:0:0:0:0 with SMTP id d26csp2531897ill; Sun, 27 Oct 2019 14:09:37 -0700 (PDT) X-Google-Smtp-Source: APXvYqw5Pt6xUrDur5ip7hi+6dnHe+a+rEoD1RPJTZXRahSPXuk1AgaIVemdb/Wi79grQw0KFscT X-Received: by 2002:a17:906:5919:: with SMTP id h25mr2942470ejq.222.1572210577233; Sun, 27 Oct 2019 14:09:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1572210577; cv=none; d=google.com; s=arc-20160816; b=i8LZsZbXYKNYSYl7XxrbLjqXPWFYfBRrQG+pFxFtIIJzFJj73pQcL4un59j/SNm47m 4+mzFdNzVDwhBBGu5KXTwISMstetM7EokhDDsiSfolpx82wG9PgggLJAvpKCmRXYKd05 1kuPLbvhwEKOEDqJahLHMX4nxzj4b/yrETAVxzv3ncB0GN/OdGUeFzkmzk1x7bQwg94H 0QHHjU7X4xU4urFr0+mv+pZEVEaJeNFvnZTK85GA6uCPMA+6S7RORYrlWIjMKlVpBWcZ EEE7Ih8cPYynPq8xhoM//Xo/FrZy+P3fcJSZvO3DHpy7587zaN7yPML09Tfmu+f+vJLv gWaQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=pro8sTKNLytY7NEoTEgxaOxrqdZaXG7mUmh9ZRr/M7k=; b=rl+HetN3Smbfy3l7hdcDVQBi5efoDhFT65PItxMTeH7Xp5nzSXAsciyLYhOsUYhnTl yc2hVOkr49vMgmf7XsRJsIAnnSwpLqrCF6wr0zGTabEG0/GtYr7SFpvsnfsqUWupLO6g j83reXknSQrkvFg/RxhENtNIIkm+yJTvRV1xR78Zs7nOuS7MOfF0dzErV3zC/8WfJByn H+x9FWuYd0ooFF86ukWkBMhIJSeePWlRJcnHXqhqCGmfeP3VZ0wQL8VJnK4s9oM9Rh6l T5ITZkbubSgmnklZqhFjbxzt7J5kM6fMdyCizut5aQFEP5UHanqcmCozmy360gXM1WCY evYA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=PTNxSSSu; spf=pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=stable-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e8si2439900edk.444.2019.10.27.14.09.37; Sun, 27 Oct 2019 14:09:37 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=PTNxSSSu; spf=pass (google.com: best guess record for domain of stable-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=stable-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729519AbfJ0VJe (ORCPT + 14 others); Sun, 27 Oct 2019 17:09:34 -0400 Received: from mail.kernel.org ([198.145.29.99]:55952 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728976AbfJ0VJe (ORCPT ); Sun, 27 Oct 2019 17:09:34 -0400 Received: from localhost (100.50.158.77.rev.sfr.net [77.158.50.100]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 1F16020873; Sun, 27 Oct 2019 21:09:32 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1572210573; bh=guMc78V86eIqIsGt3antPGPaD57jfmvrq6eLIvdlquc=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=PTNxSSSuH+Bci+VndZ+4agnxHo8q/VwCFWF6KRtJvL4YmDMc3mu+FR82ebYdGdWS8 cYFAYQIKS0kFskuqnPExQTmkUX40AI6dD3LBL/SrDrBKZL5vDAHhandeQq1xWEZohO TeDjKxlspaGPVydni9QzM0h7OJuaH9HT99Pxh+gg= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org, stable@vger.kernel.org Cc: Greg Kroah-Hartman , Mark Rutland , Dave Martin , Suzuki K Poulose , Will Deacon , Ard Biesheuvel Subject: [PATCH 4.14 063/119] arm64: Add MIDR encoding for Arm Cortex-A55 and Cortex-A35 Date: Sun, 27 Oct 2019 22:00:40 +0100 Message-Id: <20191027203328.879416494@linuxfoundation.org> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20191027203259.948006506@linuxfoundation.org> References: <20191027203259.948006506@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Sender: stable-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: stable@vger.kernel.org From: Suzuki K Poulose [ Upstream commit 6e616864f21160d8d503523b60a53a29cecc6f24 ] Update the MIDR encodings for the Cortex-A55 and Cortex-A35 Cc: Mark Rutland Reviewed-by: Dave Martin Signed-off-by: Suzuki K Poulose Signed-off-by: Will Deacon Signed-off-by: Ard Biesheuvel Signed-off-by: Greg Kroah-Hartman --- arch/arm64/include/asm/cputype.h | 4 ++++ 1 file changed, 4 insertions(+) --- a/arch/arm64/include/asm/cputype.h +++ b/arch/arm64/include/asm/cputype.h @@ -85,6 +85,8 @@ #define ARM_CPU_PART_CORTEX_A53 0xD03 #define ARM_CPU_PART_CORTEX_A73 0xD09 #define ARM_CPU_PART_CORTEX_A75 0xD0A +#define ARM_CPU_PART_CORTEX_A35 0xD04 +#define ARM_CPU_PART_CORTEX_A55 0xD05 #define APM_CPU_PART_POTENZA 0x000 @@ -108,6 +110,8 @@ #define MIDR_CORTEX_A72 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A72) #define MIDR_CORTEX_A73 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A73) #define MIDR_CORTEX_A75 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A75) +#define MIDR_CORTEX_A35 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A35) +#define MIDR_CORTEX_A55 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A55) #define MIDR_THUNDERX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX) #define MIDR_THUNDERX_81XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_81XX) #define MIDR_THUNDERX_83XX MIDR_CPU_MODEL(ARM_CPU_IMP_CAVIUM, CAVIUM_CPU_PART_THUNDERX_83XX)