From patchwork Tue May 13 17:39:22 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 889635 Delivered-To: patch@linaro.org Received: by 2002:adf:fd8a:0:b0:3a1:f579:ae88 with SMTP id d10csp2235519wrr; Tue, 13 May 2025 10:53:38 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCXw1Yh6tT5Vhtnc41m1ow2tO2KGCQ6VxGNKMeLIgjYy+j4nWT5O2rAWVGPcp7EftYsNy1p7Lw==@linaro.org X-Google-Smtp-Source: AGHT+IEwILUYfo0d//QnPw5REutI0Zg/NNhn1loWTc8v8RhTXZAywKhnT2G888nRKxsLK9VyRXE/ X-Received: by 2002:a05:622a:260a:b0:47a:e7d4:455b with SMTP id d75a77b69052e-49495ce2b8emr6287641cf.47.1747158807916; Tue, 13 May 2025 10:53:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1747158807; cv=none; d=google.com; s=arc-20240605; b=Nt+rQ9JyJP05yMuQykvUa+DadICKq7EIUUM+8KPnm7Gi8Bx1FYMtRUsknIy0KmzS+T L4cC3Gf/v/rifqwVAkjN5ho3ktB/gK+z0Q8+TtnnmYlfhBuZQ1+Pd7XX0da04ldO6Zc7 xfssUMY8KSedO+zhqX9LiPb2bK5cPrnxyckFob1mlNIyCbLMPg8wNXClbd1TETLROsBr oPgfS/cUb+YWwM+til7avO35vvwTX+b7tTrdh4DmawKO/JsmynlPgfFiwj67fJPVwkzx byUV9dffb0Wqv2GNpGq/ERC5Si4TF9az6njDuHwgpngj6cbnviymtFDLpvKLuZRB7+oA m3jA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=rbZkU9N2W70mmJR5tu1c9TOXd68jr3evYSE4eI0rwy4=; fh=oAG6HIcuSPumOYs2ef0NYEkSLIm7D6VhhjfDQzOYEY4=; b=Lax3xmXabdbPJo8rKmBIyJYwb75994C1zeGwfqpslZ1v1vIIGUVty+I2wS5gM06D8n u5E8y+C8KSR6gvl90Qn6ybGfY57aKPiwMtxiXdxmIRe9KW9xLWLfKTU/Fxox0C8+UX8a V2Uw/IpFVPIRTgQD/xhK/YMN8+Jspyk2BlrMVWmWQuEVaYequnE07G1qaW7ruZ+2uNgB qi+A9FH9lkoyOTWesfx9mP/fk/oNcXRstHSTqtJfDDe8SspgfDRDv21XU93WXjEDxiwg n6JJ3KAVYUqAUCx2MGgKt+ZXg2F6i7YjbZXFBYpNVsXUXaPr4prpI+Vdkdck9Ivy7CXp OVWQ==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=KYEDzG5B; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id d75a77b69052e-494525b3b50si110638661cf.665.2025.05.13.10.53.27 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 13 May 2025 10:53:27 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=KYEDzG5B; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1uEto6-0001b3-8B; Tue, 13 May 2025 13:52:47 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1uEtcN-0000V1-54 for qemu-devel@nongnu.org; Tue, 13 May 2025 13:40:40 -0400 Received: from mail-wm1-x333.google.com ([2a00:1450:4864:20::333]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1uEtcL-0003Pw-8T for qemu-devel@nongnu.org; Tue, 13 May 2025 13:40:38 -0400 Received: by mail-wm1-x333.google.com with SMTP id 5b1f17b1804b1-43edecbfb94so60863045e9.1 for ; Tue, 13 May 2025 10:40:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1747158035; x=1747762835; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=rbZkU9N2W70mmJR5tu1c9TOXd68jr3evYSE4eI0rwy4=; b=KYEDzG5B79szxCqqIK1YlbABlWYoXX5ubDAmC7T50qmDSYaJhg3qRAa7T5eXtgrfl+ i6a9m+s+cmlngSYMhSWExJXr819QJc48jJuqp/91NyjOwTYDK0OkwKVxt5cbtHc2nvgD r4QIv1U5DG+y16Kh68n3AE2MmiSPr/97Sa1ScQCJTR6Rwy8U+VqeH+XJ/iao/ctUTCaU adKxvFBiaUIa4aTASDGHknjvEroVJybS45EzZz3XC9oxL1pLHqI59gZNZ/EP5xwyzgKQ 9yIBBACNfx/j9xEWxwTbS5wjbF1JGBMnfwIQDgS7IZcz5/Wr7EIOpjlfWvB/G5l17K11 Z1tA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1747158035; x=1747762835; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=rbZkU9N2W70mmJR5tu1c9TOXd68jr3evYSE4eI0rwy4=; b=YLWBFiGZfoTogM/tJiR0ENED9IsA5qqXYJixvuScpu39iKXgPzbqZKrYvk86C9kOVy 3iPKUAOv2cmYeUCKSpiOjpyJlmz4J3coz3blGoROeE5mCRn6D5DjklZ2+WT4yG+HHg0L 2WyXl7OBMhZINLwDmrKsC48qHLbtUrBKp9pX2isfzWywR2eH5khtyEB39zRqJUVjnDR9 Je1uYxthfbxuA7t23w4PbDb6GjddBEg72zdtqT+DmS9Wa7n9ueD3RJmxl4jLEBwJkwY0 Ou5yarPoYMNueAnnhl1h9LiiB+lA6NpCpDJv1mJMGOFIi4Kh+z0orKMoSGR5sp+bCt/V TtBA== X-Gm-Message-State: AOJu0YxRrAfyU7F55ZVD57jFBYOnKimJ0CFJGcHyhhtmFYLnA6HJ7B0R BvThfS7itBbSCIin9jkwUBrH2grWia+mlTk0eoHG6PckGLBt3Jglps7AkStEI9EeF0cfqiIgrcu ybrY= X-Gm-Gg: ASbGncvGoOjDFWSvkgPWCHvx0LprpZ2Yav4OsKUCuFO8eytpWvGJfisYVqfmsvHyUBU eGi3qxiRdoDB9i2w6VWKO+QAVm/ggBuxAB315lsQhaNUXAyNbNpJw6N/c2UqJZVJMofE1ot4Mj8 RYbolJZnF+6Lqs3dTpcYk8lhZGDHm2QP6nfwgfT5+6EEWT+sGl7+aEbYIBffridrCXij9zcs4QV hgZqfuIr7GjjhwAWneBy56RVIgUQEPZFm3U3DuoJoz0JiU2YK53h2vdg6iADANIVD3raoXoUZMS C7OKXUiJDNSn9W03lFZD3gJQv9d28eSdMqCx8dNHuIkvMgpr2UMYCSE8xJojduBHown5mTIGR6d vkK1u3rCZWKjT1o7Z1nwdrY9wnX5w X-Received: by 2002:a05:600c:358b:b0:442:e9ec:4654 with SMTP id 5b1f17b1804b1-442f20e1ad3mr2562725e9.8.1747158035045; Tue, 13 May 2025 10:40:35 -0700 (PDT) Received: from localhost.localdomain (110.8.30.213.rev.vodafone.pt. [213.30.8.110]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-442d14e6d74sm206848455e9.21.2025.05.13.10.40.34 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Tue, 13 May 2025 10:40:34 -0700 (PDT) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: Peter Maydell , qemu-arm@nongnu.org, Richard Henderson , Pierrick Bouvier , =?utf-8?q?Philippe_Mathieu-?= =?utf-8?q?Daud=C3=A9?= Subject: [PATCH 13/19] hw/arm: Include missing 'target/arm/gtimer.h' header Date: Tue, 13 May 2025 18:39:22 +0100 Message-ID: <20250513173928.77376-14-philmd@linaro.org> X-Mailer: git-send-email 2.47.1 In-Reply-To: <20250513173928.77376-1-philmd@linaro.org> References: <20250513173928.77376-1-philmd@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::333; envelope-from=philmd@linaro.org; helo=mail-wm1-x333.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Signed-off-by: Philippe Mathieu-Daudé Reviewed-by: Pierrick Bouvier --- hw/arm/aspeed_ast27x0.c | 1 + hw/arm/bcm2838.c | 1 + hw/arm/exynos4210.c | 1 + hw/arm/fsl-imx8mp.c | 1 + hw/arm/mps3r.c | 1 + hw/arm/npcm8xx.c | 1 + hw/vmapple/vmapple.c | 1 + target/arm/tcg/op_helper.c | 1 + 8 files changed, 8 insertions(+) diff --git a/hw/arm/aspeed_ast27x0.c b/hw/arm/aspeed_ast27x0.c index a38c2a19751..ad017237f3f 100644 --- a/hw/arm/aspeed_ast27x0.c +++ b/hw/arm/aspeed_ast27x0.c @@ -22,6 +22,7 @@ #include "hw/intc/arm_gicv3.h" #include "qobject/qlist.h" #include "qemu/log.h" +#include "target/arm/gtimer.h" #include "target/arm/multiprocessing.h" #define AST2700_SOC_IO_SIZE 0x01000000 diff --git a/hw/arm/bcm2838.c b/hw/arm/bcm2838.c index 22aa754613c..20709bf19e8 100644 --- a/hw/arm/bcm2838.c +++ b/hw/arm/bcm2838.c @@ -12,6 +12,7 @@ #include "hw/arm/raspi_platform.h" #include "hw/sysbus.h" #include "hw/arm/bcm2838.h" +#include "target/arm/gtimer.h" #include "trace.h" #define GIC400_MAINTENANCE_IRQ 9 diff --git a/hw/arm/exynos4210.c b/hw/arm/exynos4210.c index e83a88d3369..24b3c0b5d29 100644 --- a/hw/arm/exynos4210.c +++ b/hw/arm/exynos4210.c @@ -36,6 +36,7 @@ #include "hw/sd/sdhci.h" #include "hw/usb/hcd-ehci.h" #include "target/arm/cpu-qom.h" +#include "target/arm/gtimer.h" #include "target/arm/multiprocessing.h" #define EXYNOS4210_CHIPID_ADDR 0x10000000 diff --git a/hw/arm/fsl-imx8mp.c b/hw/arm/fsl-imx8mp.c index 23e662c16ca..3528adb90f1 100644 --- a/hw/arm/fsl-imx8mp.c +++ b/hw/arm/fsl-imx8mp.c @@ -17,6 +17,7 @@ #include "hw/boards.h" #include "system/system.h" #include "target/arm/cpu-qom.h" +#include "target/arm/gtimer.h" #include "qapi/error.h" #include "qobject/qlist.h" diff --git a/hw/arm/mps3r.c b/hw/arm/mps3r.c index 889d291401e..8c743be3cb5 100644 --- a/hw/arm/mps3r.c +++ b/hw/arm/mps3r.c @@ -47,6 +47,7 @@ #include "hw/ssi/pl022.h" #include "hw/timer/cmsdk-apb-dualtimer.h" #include "hw/watchdog/cmsdk-apb-watchdog.h" +#include "target/arm/gtimer.h" /* Define the layout of RAM and ROM in a board */ typedef struct RAMInfo { diff --git a/hw/arm/npcm8xx.c b/hw/arm/npcm8xx.c index e6c16537eef..7802768c384 100644 --- a/hw/arm/npcm8xx.c +++ b/hw/arm/npcm8xx.c @@ -29,6 +29,7 @@ #include "qapi/error.h" #include "qemu/units.h" #include "system/system.h" +#include "target/arm/gtimer.h" #include "target/arm/multiprocessing.h" /* diff --git a/hw/vmapple/vmapple.c b/hw/vmapple/vmapple.c index 47f23b6e2c0..2dc5e15e791 100644 --- a/hw/vmapple/vmapple.c +++ b/hw/vmapple/vmapple.c @@ -51,6 +51,7 @@ #include "system/reset.h" #include "system/runstate.h" #include "system/system.h" +#include "target/arm/gtimer.h" #include "target/arm/multiprocessing.h" struct VMAppleMachineState { diff --git a/target/arm/tcg/op_helper.c b/target/arm/tcg/op_helper.c index 575e566280b..073a8319fa5 100644 --- a/target/arm/tcg/op_helper.c +++ b/target/arm/tcg/op_helper.c @@ -25,6 +25,7 @@ #include "cpu-features.h" #include "accel/tcg/cpu-ldst.h" #include "accel/tcg/probe.h" +#include "target/arm/gtimer.h" #include "cpregs.h" #define SIGNBIT (uint32_t)0x80000000