From patchwork Mon Feb 24 17:14:39 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 867930 Delivered-To: patch@linaro.org Received: by 2002:a5d:47cf:0:b0:38f:210b:807b with SMTP id o15csp1661291wrc; Mon, 24 Feb 2025 09:20:50 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCUicGpt89upmoIA9E4nCtjcoA0/PM8k8Y37rXpPljYTNOuPupmlXDXy6iMqPE2pPDfTjlMVew==@linaro.org X-Google-Smtp-Source: AGHT+IGJOn+fgv3ZcFXP6v52siaINSshWj+TvEbGRCJgvLMAiepztqtVxR3586kDXPeNZ1g9Smde X-Received: by 2002:a05:622a:8e:b0:471:f9e7:5055 with SMTP id d75a77b69052e-472228e822bmr165638631cf.27.1740417650630; Mon, 24 Feb 2025 09:20:50 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1740417650; cv=none; d=google.com; s=arc-20240605; b=ZCgoxJyHmf2Z7N0ihP4UpS8xFFspp66aWQLkPZvHt4Gwu3JB9LuOdSJ9yBld2LhV6Z g8cMQImcNsJ+ZqRj0isb8cEhNs9YfA5unJZPUZ0IP2b8h9P10vVuPPWxkH20Q8lVuSTF MQ7omqECVl+w6VllGDeJS30pqSGBf0bhGxwffgaS12uuLIq6mTCRBTQU3ntYSHEqQLlz djN83zfTQrSEsmhhCp6ULB/+sENZTGaAEBCF/nIBIj4Kmu+XZtbvpA88eDcfdMlySOg+ lHI6E76XdmqSB5i2lu2dRflyDox8Ilo4Pra+MqFVXDlAmnoaKh6F55UWMVIf8PyFXji+ hWbQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=sP3MiI/R5fBBqm7rHp/ZeTQAN7ydNNsQ2qvXr3+RxNg=; fh=oTVbKRIO4+2hI+bP68B7Af9cjxdBfd9rIDcM9SyAXs8=; b=RViwymhGtxACYCx2Z36/1NRECxz6NpkNl0gIsYG3u06mPWVdYkXAVvPckv127GDYrS Sf6ASjoD71F9V6bHVaT1TnnmirzM0U/aaaLzntLiAAGc6bCMxL6MaSSyDLo/ZRNtuOcv rXHIvmvGtPIn+fuwnaXTHuQ4c4mJlL1sIxYSJZkp3zf+elR2LUWiou1svToxDk2GWwIl SG6/+xAH1hJynMofR/xMXhzu0Ya4Rj6wocOPCo3VXCDypTvpgZBCt/1qRGk1AM6Cg1gL nO8Fs2KwjE1Yhup2Isn+ESG9CN5DTeL+3OpnpVMMimqmiSzITdueZ+pAanAhmeuLX1b6 uIIg==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=nXsdO3oh; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id d75a77b69052e-471e98b03dcsi151867541cf.661.2025.02.24.09.20.50 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 24 Feb 2025 09:20:50 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=nXsdO3oh; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tmc3I-00079O-DJ; Mon, 24 Feb 2025 12:15:32 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tmc34-000756-Fe for qemu-devel@nongnu.org; Mon, 24 Feb 2025 12:15:18 -0500 Received: from mail-pl1-x62e.google.com ([2607:f8b0:4864:20::62e]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tmc30-0005n3-B5 for qemu-devel@nongnu.org; Mon, 24 Feb 2025 12:15:17 -0500 Received: by mail-pl1-x62e.google.com with SMTP id d9443c01a7336-22114b800f7so92451335ad.2 for ; Mon, 24 Feb 2025 09:15:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740417312; x=1741022112; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=sP3MiI/R5fBBqm7rHp/ZeTQAN7ydNNsQ2qvXr3+RxNg=; b=nXsdO3oh6v13LtADw4nLoQRKm+pjmcWQSeKVKEkDH0kcVeL4Bi71sQ+l4kcIWe57vA Q3nIpYeuhEcCROHZEe8mGq3dzFJgqL+iOXivUH/hh7nBWCcHd8n4/u+2CjEMhEFpuIMg tSOoFXnMl1NC0rJsuCYnUGZX0hBf8Kg5v7wp+WKUCXVmkmfEDZdQIaNIiS8q54HnbxEe ut5DGWz3Dl5AAfJTh2/PFCY3ejYszR1SLBnlDEFmimWMkbhF5ZEiFkA7CMU8Ur1ylyX5 z//yhPGvCwI7e4rpVBRF2X0Tiy0GrNAOCeitp4ZC48YLQ4P6yo+5q8UBlYucxArMUWMi /Ufg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740417312; x=1741022112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=sP3MiI/R5fBBqm7rHp/ZeTQAN7ydNNsQ2qvXr3+RxNg=; b=H7StBiH4yRI7cqQZsICuQGcpjhIJA27pSIk+Lxdi/sEfqs7cGixSK5LSj6HWTpCCxM OLupSODcA7ZCGOYc/k+fgs9QWhnri2MhVf4vnbgmB6Vhujr4RGKck7q7RXhO85UNODeY rRnsWlvUWpH3AXnS9PfR82IPwFLdxwiwXixxijwH/uRKbWyytSw5jhBe62jFMMm2vlcm vco1u4l1SUIyrarSvE8uNlYR2z0KtnRs53uqVrBzKT45Ti1bJQ6VAGWKbPTFyhcXjuQy 3SDT+bafKQlQuiOQQ6It+2OZr0UTTKUWzTXhiXIbQzJkVt4lTLmHOUhcbdtx6WVImPDM 0fFA== X-Gm-Message-State: AOJu0YzAOoDFqz8Tn7gaMGpC7RAnlwpJc+KWoNWgqFyxFUCbyF7mlfdq XojfNSu0maaaBDsFpLln2+IURkuML9nSVgrLnT0+OMZdrpndC1nGjUlPf+pT2M5pc3efA0O+Pm2 C X-Gm-Gg: ASbGnctvHqiQaEe2YIzCL7SgUyqWq5/LtcyW+Vyk23mBpTgovu+IO8rIqyXjG9LJzo5 bEnyhzo4xxmSQJBBlpo/2ecUx6eSe8IS0ph2p4SXsTkDIxxynA6rCExorla+Ib1uRPq1xk1whRZ vMiYO8eyTddJ2kf+jQ2VfBu3KLT/jDKJLXKV+HRJQIShmVFw3kHyVcEdH4OxlFCfA/W2lCQcTDk 0S2i59CqgNQj7kUIlpnuZuyZyLSeX2KbmjzrQHNhDKZc8CiBPG560mAf3SFa2WS9i4QpGMnSqnn ReCRsUFbYTIZ5LknInKtZ0WiCcgi42DXoms= X-Received: by 2002:a05:6a00:17a4:b0:730:75b1:720c with SMTP id d2e1a72fcca58-73426d96c7amr21809874b3a.23.1740417311713; Mon, 24 Feb 2025 09:15:11 -0800 (PST) Received: from stoup.. ([2607:fb90:c9e2:d7e3:c85c:d4f0:c8b8:8fa7]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-732425466besm20580780b3a.9.2025.02.24.09.15.10 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 24 Feb 2025 09:15:11 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Cc: laurent@vivier.eu, =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= Subject: [PATCH v4 19/24] target/m68k: Merge gen_load_fp, gen_load_mode_fp Date: Mon, 24 Feb 2025 09:14:39 -0800 Message-ID: <20250224171444.440135-20-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250224171444.440135-1-richard.henderson@linaro.org> References: <20250224171444.440135-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::62e; envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x62e.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org This enables the exceptions raised by the actual load to be reflected as a failure. Reviewed-by: Philippe Mathieu-Daudé Signed-off-by: Richard Henderson --- target/m68k/translate.c | 104 ++++++++++++++++++++-------------------- 1 file changed, 51 insertions(+), 53 deletions(-) diff --git a/target/m68k/translate.c b/target/m68k/translate.c index 69e1118aa1..47311a8579 100644 --- a/target/m68k/translate.c +++ b/target/m68k/translate.c @@ -902,53 +902,6 @@ static void gen_fp_move(TCGv_ptr dest, TCGv_ptr src) tcg_gen_st_i64(t64, dest, offsetof(FPReg, l.lower)); } -static void gen_load_fp(DisasContext *s, int opsize, TCGv addr, TCGv_ptr fp, - int index) -{ - TCGv tmp; - TCGv_i64 t64; - - t64 = tcg_temp_new_i64(); - tmp = tcg_temp_new(); - switch (opsize) { - case OS_BYTE: - case OS_WORD: - case OS_LONG: - tcg_gen_qemu_ld_tl(tmp, addr, index, opsize | MO_SIGN | MO_TE); - gen_helper_exts32(tcg_env, fp, tmp); - break; - case OS_SINGLE: - tcg_gen_qemu_ld_tl(tmp, addr, index, MO_TEUL); - gen_helper_extf32(tcg_env, fp, tmp); - break; - case OS_DOUBLE: - tcg_gen_qemu_ld_i64(t64, addr, index, MO_TEUQ); - gen_helper_extf64(tcg_env, fp, t64); - break; - case OS_EXTENDED: - if (m68k_feature(s->env, M68K_FEATURE_CF_FPU)) { - gen_exception(s, s->base.pc_next, EXCP_FP_UNIMP); - break; - } - tcg_gen_qemu_ld_i32(tmp, addr, index, MO_TEUL); - tcg_gen_shri_i32(tmp, tmp, 16); - tcg_gen_st16_i32(tmp, fp, offsetof(FPReg, l.upper)); - tcg_gen_addi_i32(tmp, addr, 4); - tcg_gen_qemu_ld_i64(t64, tmp, index, MO_TEUQ); - tcg_gen_st_i64(t64, fp, offsetof(FPReg, l.lower)); - break; - case OS_PACKED: - /* - * unimplemented data type on 68040/ColdFire - * FIXME if needed for another FPU - */ - gen_exception(s, s->base.pc_next, EXCP_FP_UNIMP); - break; - default: - g_assert_not_reached(); - } -} - static void gen_store_fp(DisasContext *s, int opsize, TCGv addr, TCGv_ptr fp, int index) { @@ -996,8 +949,8 @@ static void gen_store_fp(DisasContext *s, int opsize, TCGv addr, TCGv_ptr fp, } } -static bool gen_load_mode_fp(DisasContext *s, uint16_t insn, int opsize, - TCGv_ptr fp, int index) +static bool gen_load_fp(DisasContext *s, uint16_t insn, int opsize, + TCGv_ptr fp, int index) { int mode = extract32(insn, 3, 3); int reg0 = REG(insn, 0); @@ -1084,10 +1037,55 @@ static bool gen_load_mode_fp(DisasContext *s, uint16_t insn, int opsize, gen_addr_fault(s); return false; } - gen_load_fp(s, opsize, addr, fp, index); - return true; + break; + + default: + g_assert_not_reached(); } - g_assert_not_reached(); + + switch (opsize) { + case OS_BYTE: + case OS_WORD: + case OS_LONG: + tmp = tcg_temp_new(); + tcg_gen_qemu_ld_tl(tmp, addr, index, opsize | MO_SIGN | MO_TE); + gen_helper_exts32(tcg_env, fp, tmp); + break; + case OS_SINGLE: + tmp = tcg_temp_new(); + tcg_gen_qemu_ld_tl(tmp, addr, index, MO_TEUL); + gen_helper_extf32(tcg_env, fp, tmp); + break; + case OS_DOUBLE: + t64 = tcg_temp_new_i64(); + tcg_gen_qemu_ld_i64(t64, addr, index, MO_TEUQ); + gen_helper_extf64(tcg_env, fp, t64); + break; + case OS_EXTENDED: + if (m68k_feature(s->env, M68K_FEATURE_CF_FPU)) { + gen_exception(s, s->base.pc_next, EXCP_FP_UNIMP); + return false; + } + tmp = tcg_temp_new(); + t64 = tcg_temp_new_i64(); + tcg_gen_qemu_ld_i32(tmp, addr, index, MO_TEUL); + tcg_gen_addi_i32(addr, addr, 4); + tcg_gen_qemu_ld_i64(t64, addr, index, MO_TEUQ); + tcg_gen_shri_i32(tmp, tmp, 16); + tcg_gen_st16_i32(tmp, fp, offsetof(FPReg, l.upper)); + tcg_gen_st_i64(t64, fp, offsetof(FPReg, l.lower)); + break; + case OS_PACKED: + /* + * unimplemented data type on 68040/ColdFire + * FIXME if needed for another FPU + */ + gen_exception(s, s->base.pc_next, EXCP_FP_UNIMP); + return false; + default: + g_assert_not_reached(); + } + return true; } static bool gen_store_mode_fp(DisasContext *s, uint16_t insn, int opsize, @@ -4911,7 +4909,7 @@ DISAS_INSN(fpu) /* Source effective address. */ opsize = ext_opsize(ext, 10); cpu_src = gen_fp_result_ptr(); - if (!gen_load_mode_fp(s, insn, opsize, cpu_src, IS_USER(s))) { + if (!gen_load_fp(s, insn, opsize, cpu_src, IS_USER(s))) { return; } } else {