From patchwork Tue Nov 26 13:15:35 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= X-Patchwork-Id: 845579 Delivered-To: patch@linaro.org Received: by 2002:a5d:6989:0:b0:382:43a8:7b94 with SMTP id g9csp207165wru; Tue, 26 Nov 2024 05:17:46 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCUqqhOJf4F09VUoo+leuGqpL1kttL4nvo9+SjL+3SxVCYTBXQF5xUAKPPOGkvy7XoAzebnlHg==@linaro.org X-Google-Smtp-Source: AGHT+IFnjYANe6XCl3qSdBFKZTDKGvGLljlAHKTRZhdV4xp1YZJ0Ff/izoIh+US697NY3H8j2RtY X-Received: by 2002:a05:6214:528f:b0:6d4:33ef:5887 with SMTP id 6a1803df08f44-6d450e6a9admr290700476d6.5.1732627066023; Tue, 26 Nov 2024 05:17:46 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1732627066; cv=none; d=google.com; s=arc-20240605; b=kXRoCkN+2vKlo8q10IXmT8rlI+XSWMLMDhbXt5GKpEuL/rZk+3JLg6fLFORLuM6uL8 MMJ/aZ40BPYeDBXvdXv44WBWrsj6hPy7Dfqh52faKm2X+i/YbgGqBI6RsXjgo/rTRce5 DcvsNVHmpaHBng/O0Iod3Ca5Si5Iz2aIuXgUu4q+Xw37aXdBTuirjKbDC/mc+fikfmnW +dJCPrf/CjkX8AWbWV82oYJ8EiivigfEc6GJOLMqKaCYiJJDS8+9bhFTw0uaKfcXkqXe +2U77cFVUX3Qh3IzDrbj/YhgsVZX4pKyzfFQfWDRdqd2z99jnISlZ21NTqVgeKh9pjop yHPQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=yIU8a98mE/FRheV+tK1HZL4BvggUU/5/laC5qfhy/+w=; fh=ZPvo3rWtM/qKZe5AP9Rh1bkiroaPTbMKWypNbqenWZE=; b=exIVayQ906pP+wDZLAYB3yJPT01hlNAucE2hU4jLGLNn9A0CabgvhBYr7AbsHHmM5M L9e/wBXnIAND0BLLSX7KDgZODb3wDsF3hLiT13b08VDIyZSr66KZfbsMiaIKpmSHLXcB CLnGVkc4lr1lHQXsLGtF9WEgIY0U8eX+zchPjbNw24NBrEV37zcLVC6Lyvr60ea/cA/d cfrcEEPrbc/b/UH9tUCQ78HSCcNpOqjHkeM6yZddq4MfZnqIGQY/0MNBOI74oQQSdoHq /rcysupO+1OhLuCUI64groUha2IhHghOHs+u5EGSisCQPa4VEYHVIBEJ8h6bb9B2m/W1 FAtA==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rsMAmeR3; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 6a1803df08f44-6d451a8405asi117884036d6.59.2024.11.26.05.17.45 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Tue, 26 Nov 2024 05:17:46 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rsMAmeR3; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1tFvQb-0008FQ-KR; Tue, 26 Nov 2024 08:16:30 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1tFvQL-00080o-PJ for qemu-devel@nongnu.org; Tue, 26 Nov 2024 08:16:15 -0500 Received: from mail-wr1-x430.google.com ([2a00:1450:4864:20::430]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1tFvQI-0003a3-8y for qemu-devel@nongnu.org; Tue, 26 Nov 2024 08:16:12 -0500 Received: by mail-wr1-x430.google.com with SMTP id ffacd0b85a97d-382296631f1so4476595f8f.3 for ; Tue, 26 Nov 2024 05:16:09 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1732626968; x=1733231768; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=yIU8a98mE/FRheV+tK1HZL4BvggUU/5/laC5qfhy/+w=; b=rsMAmeR3B79wLu/aaPluJD06mcjlUt8d26QNpzn5lfAGjEpL86cXQa87dVzCjBVBYX DAdwfdBNr7CNUy1x/cb1RgbGOuITDol1moJsyp4cFPhHXCZ6Rm+SwUMo0e1xfwWSWFHy 53YOsu6wdKloX8F4tuJE5Tnn3nz4Om97eehGTSACUlpBpsgeVb/llLS3zUwZ+r3q23Yn c+8GdPY6AmWdAxeByWapk0t2qyZxzFffM1LkLSnS6B8sKI+VAjsqMTtENzUv34B1w1Es YyLLnI4JGYYjLfc+GUdWVHLSFs3u2ICLLj/1eK5ohOMbhIilLFMRRvzePpIxHtQMGrDN iMGg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732626968; x=1733231768; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=yIU8a98mE/FRheV+tK1HZL4BvggUU/5/laC5qfhy/+w=; b=ENXRpUEDbqqPaaSEncBNl379TRdHfznGnn1UnET7QjFyhvDgcEd8gCCXjom09rZegU /D035BjCvHzCifiswuo1TBAdcljtLKeqnfkr9Refywnot2EPYvXLPLTEvp07yKooLDP4 YsfG0cxDeeycTKBdYMUDQQPF/zIl8IWavy0GhF/Kq01wd9iU8bCpSHAiovh1lNdMcdEH P9jfOSLR8c6+8Cfr2iciyE1jraTs/dW9JhOoss4UCgi+fR5MYNv3y0ObE3/Hc56xnfjI oYkPPLFzzAaHo755bpJH2gg+MjG5TSiJvxjJlxeo92B8CH1Y5bNyDmUXLPw0O2uP5qt8 28rA== X-Gm-Message-State: AOJu0Yz5pRJ8++RcOV+Sy2cNNrs4MXqMQlQhwGck4a5WxCMkLpz1aSeH 8iuJ95Z3F712AcOoNqeXGREJB4zNnJYzkVJc/D6cnAvCVy2am7XrHfR8VzpJE/EYlMeCnddrCh4 h X-Gm-Gg: ASbGncuC7s2cbxHjh2dsE0u4zx+jYZTV2P9Xp2WTMEpuYouaf6UxkpABuQN+aLtixL+ cu0ql9lFK1znTeSOxnIY2BQUq4oyOEyttOO92+oJUrtwXoL7fGVgvdSkGlT7O77NQ4DPgbwtQWO 9q5EtxbHDMgZWnJYLcpt4y16KpEgb7ym2Gdlw4C/SBSFpPi7MXda/h7muPSViOwqWdm1hGMFXj5 LvpF6Rv1L/Xi6jfq6E6jxHitHr2Wy+T09Lc+TdHlKRpH2mpZxXG620vezoQui2rciirjK1H X-Received: by 2002:a05:6000:188f:b0:382:4493:ff8f with SMTP id ffacd0b85a97d-38260bcb030mr11922974f8f.43.1732626968073; Tue, 26 Nov 2024 05:16:08 -0800 (PST) Received: from localhost.localdomain ([176.176.143.205]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4349d8b6da4sm89347545e9.24.2024.11.26.05.16.06 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Tue, 26 Nov 2024 05:16:07 -0800 (PST) From: =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: Aurelien Jarno , Aleksandar Rikalo , Anton Johansson , =?utf-8?q?Philippe_Mathieu-Daud=C3=A9?= , Huacai Chen , Jiaxun Yang Subject: [PATCH 03/13] target/mips: Rename gen_move_low32() -> gen_move_low32_tl() Date: Tue, 26 Nov 2024 14:15:35 +0100 Message-ID: <20241126131546.66145-4-philmd@linaro.org> X-Mailer: git-send-email 2.45.2 In-Reply-To: <20241126131546.66145-1-philmd@linaro.org> References: <20241126131546.66145-1-philmd@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::430; envelope-from=philmd@linaro.org; helo=mail-wr1-x430.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org MIPS gen_move_low32() takes a target-specific TCGv argument. Rename it as gen_move_low32_tl() to clarify, like other TCG core helpers. Mechanical change doing: $ sed -i -e 's/gen_move_low32/gen_move_low32_tl/' \ $(git grep -l gen_move_low32) Signed-off-by: Philippe Mathieu-Daudé Reviewed-by: Richard Henderson --- target/mips/tcg/translate.h | 2 +- target/mips/tcg/mxu_translate.c | 2 +- target/mips/tcg/translate.c | 30 ++++++++++++------------ target/mips/tcg/nanomips_translate.c.inc | 8 +++---- 4 files changed, 21 insertions(+), 21 deletions(-) diff --git a/target/mips/tcg/translate.h b/target/mips/tcg/translate.h index 49f174d3617..6437180d891 100644 --- a/target/mips/tcg/translate.h +++ b/target/mips/tcg/translate.h @@ -153,7 +153,7 @@ void check_cp1_registers(DisasContext *ctx, int regs); void check_cop1x(DisasContext *ctx); void gen_base_offset_addr(DisasContext *ctx, TCGv addr, int base, int offset); -void gen_move_low32(TCGv ret, TCGv_i64 arg); +void gen_move_low32_tl(TCGv ret, TCGv_i64 arg); void gen_move_high32(TCGv ret, TCGv_i64 arg); void gen_load_gpr_tl(TCGv t, int reg); void gen_store_gpr_tl(TCGv t, int reg); diff --git a/target/mips/tcg/mxu_translate.c b/target/mips/tcg/mxu_translate.c index 9525aebc053..94aa137cb25 100644 --- a/target/mips/tcg/mxu_translate.c +++ b/target/mips/tcg/mxu_translate.c @@ -4385,7 +4385,7 @@ static void gen_mxu_s32madd_sub(DisasContext *ctx, bool sub, bool uns) } else { tcg_gen_add_i64(t3, t3, t2); } - gen_move_low32(t1, t3); + gen_move_low32_tl(t1, t3); gen_move_high32(t0, t3); tcg_gen_mov_tl(cpu_HI[0], t0); diff --git a/target/mips/tcg/translate.c b/target/mips/tcg/translate.c index 629846a596d..5e776136f09 100644 --- a/target/mips/tcg/translate.c +++ b/target/mips/tcg/translate.c @@ -1452,7 +1452,7 @@ static target_long addr_add(DisasContext *ctx, target_long base, } /* Sign-extract the low 32-bits to a target_long. */ -void gen_move_low32(TCGv ret, TCGv_i64 arg) +void gen_move_low32_tl(TCGv ret, TCGv_i64 arg) { #if defined(TARGET_MIPS64) tcg_gen_ext32s_i64(ret, arg); @@ -3341,7 +3341,7 @@ static void gen_muldiv(DisasContext *ctx, uint32_t opc, tcg_gen_mul_i64(t2, t2, t3); tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); tcg_gen_add_i64(t2, t2, t3); - gen_move_low32(cpu_LO[acc], t2); + gen_move_low32_tl(cpu_LO[acc], t2); gen_move_high32(cpu_HI[acc], t2); } break; @@ -3357,7 +3357,7 @@ static void gen_muldiv(DisasContext *ctx, uint32_t opc, tcg_gen_mul_i64(t2, t2, t3); tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); tcg_gen_add_i64(t2, t2, t3); - gen_move_low32(cpu_LO[acc], t2); + gen_move_low32_tl(cpu_LO[acc], t2); gen_move_high32(cpu_HI[acc], t2); } break; @@ -3371,7 +3371,7 @@ static void gen_muldiv(DisasContext *ctx, uint32_t opc, tcg_gen_mul_i64(t2, t2, t3); tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); tcg_gen_sub_i64(t2, t3, t2); - gen_move_low32(cpu_LO[acc], t2); + gen_move_low32_tl(cpu_LO[acc], t2); gen_move_high32(cpu_HI[acc], t2); } break; @@ -3387,7 +3387,7 @@ static void gen_muldiv(DisasContext *ctx, uint32_t opc, tcg_gen_mul_i64(t2, t2, t3); tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); tcg_gen_sub_i64(t2, t3, t2); - gen_move_low32(cpu_LO[acc], t2); + gen_move_low32_tl(cpu_LO[acc], t2); gen_move_high32(cpu_HI[acc], t2); } break; @@ -3482,10 +3482,10 @@ static void gen_mul_txx9(DisasContext *ctx, uint32_t opc, tcg_gen_mul_i64(t2, t2, t3); tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); tcg_gen_add_i64(t2, t2, t3); - gen_move_low32(cpu_LO[acc], t2); + gen_move_low32_tl(cpu_LO[acc], t2); gen_move_high32(cpu_HI[acc], t2); if (rd) { - gen_move_low32(cpu_gpr[rd], t2); + gen_move_low32_tl(cpu_gpr[rd], t2); } } break; @@ -3504,10 +3504,10 @@ static void gen_mul_txx9(DisasContext *ctx, uint32_t opc, tcg_gen_mul_i64(t2, t2, t3); tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); tcg_gen_add_i64(t2, t2, t3); - gen_move_low32(cpu_LO[acc], t2); + gen_move_low32_tl(cpu_LO[acc], t2); gen_move_high32(cpu_HI[acc], t2); if (rd) { - gen_move_low32(cpu_gpr[rd], t2); + gen_move_low32_tl(cpu_gpr[rd], t2); } } break; @@ -4787,7 +4787,7 @@ static void gen_align_bits(DisasContext *ctx, int wordsz, int rd, int rs, TCGv_i64 t2 = tcg_temp_new_i64(); tcg_gen_concat_tl_i64(t2, t1, t0); tcg_gen_shri_i64(t2, t2, 32 - bits); - gen_move_low32(cpu_gpr[rd], t2); + gen_move_low32_tl(cpu_gpr[rd], t2); } break; #if defined(TARGET_MIPS64) @@ -4865,7 +4865,7 @@ static inline void gen_mfhc0_entrylo(TCGv arg, target_ulong off) #else tcg_gen_shri_i64(t0, t0, 32); #endif - gen_move_low32(arg, t0); + gen_move_low32_tl(arg, t0); } static inline void gen_mfhc0_load64(TCGv arg, target_ulong off, int shift) @@ -4874,7 +4874,7 @@ static inline void gen_mfhc0_load64(TCGv arg, target_ulong off, int shift) tcg_gen_ld_i64(t0, tcg_env, off); tcg_gen_shri_i64(t0, t0, 32 + shift); - gen_move_low32(arg, t0); + gen_move_low32_tl(arg, t0); } static inline void gen_mfc0_load32(TCGv arg, target_ulong off) @@ -5195,7 +5195,7 @@ static void gen_mfc0(DisasContext *ctx, TCGv arg, int reg, int sel) tcg_gen_deposit_tl(tmp, tmp, arg, 30, 2); } #endif - gen_move_low32(arg, tmp); + gen_move_low32_tl(arg, tmp); } register_name = "EntryLo0"; break; @@ -5252,7 +5252,7 @@ static void gen_mfc0(DisasContext *ctx, TCGv arg, int reg, int sel) tcg_gen_deposit_tl(tmp, tmp, arg, 30, 2); } #endif - gen_move_low32(arg, tmp); + gen_move_low32_tl(arg, tmp); } register_name = "EntryLo1"; break; @@ -5769,7 +5769,7 @@ static void gen_mfc0(DisasContext *ctx, TCGv arg, int reg, int sel) { TCGv_i64 tmp = tcg_temp_new_i64(); tcg_gen_ld_i64(tmp, tcg_env, offsetof(CPUMIPSState, CP0_TagLo)); - gen_move_low32(arg, tmp); + gen_move_low32_tl(arg, tmp); } register_name = "TagLo"; break; diff --git a/target/mips/tcg/nanomips_translate.c.inc b/target/mips/tcg/nanomips_translate.c.inc index 31a31c00979..5a4a64f3609 100644 --- a/target/mips/tcg/nanomips_translate.c.inc +++ b/target/mips/tcg/nanomips_translate.c.inc @@ -1816,7 +1816,7 @@ static void gen_pool32axf_2_nanomips_insn(DisasContext *ctx, uint32_t opc, tcg_gen_mul_i64(t2, t2, t3); tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); tcg_gen_add_i64(t2, t2, t3); - gen_move_low32(cpu_LO[acc], t2); + gen_move_low32_tl(cpu_LO[acc], t2); gen_move_high32(cpu_HI[acc], t2); } break; @@ -1871,7 +1871,7 @@ static void gen_pool32axf_2_nanomips_insn(DisasContext *ctx, uint32_t opc, tcg_gen_mul_i64(t2, t2, t3); tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); tcg_gen_add_i64(t2, t2, t3); - gen_move_low32(cpu_LO[acc], t2); + gen_move_low32_tl(cpu_LO[acc], t2); gen_move_high32(cpu_HI[acc], t2); } break; @@ -1932,7 +1932,7 @@ static void gen_pool32axf_2_nanomips_insn(DisasContext *ctx, uint32_t opc, tcg_gen_mul_i64(t2, t2, t3); tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); tcg_gen_sub_i64(t2, t3, t2); - gen_move_low32(cpu_LO[acc], t2); + gen_move_low32_tl(cpu_LO[acc], t2); gen_move_high32(cpu_HI[acc], t2); } break; @@ -1973,7 +1973,7 @@ static void gen_pool32axf_2_nanomips_insn(DisasContext *ctx, uint32_t opc, tcg_gen_mul_i64(t2, t2, t3); tcg_gen_concat_tl_i64(t3, cpu_LO[acc], cpu_HI[acc]); tcg_gen_sub_i64(t2, t3, t2); - gen_move_low32(cpu_LO[acc], t2); + gen_move_low32_tl(cpu_LO[acc], t2); gen_move_high32(cpu_HI[acc], t2); } break;