From patchwork Mon Aug 12 00:44:50 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Henderson X-Patchwork-Id: 818562 Delivered-To: patch@linaro.org Received: by 2002:a5d:5711:0:b0:367:895a:4699 with SMTP id a17csp1156820wrv; Sun, 11 Aug 2024 17:45:24 -0700 (PDT) X-Forwarded-Encrypted: i=2; AJvYcCUCu46lg7UiNksbk9/AZ9aanO9O6/2GscPAOxA/hte9qgHgklAx5KeMoMP0fpOdX4Zu5g4WcNdHvQhDpc468rUR X-Google-Smtp-Source: AGHT+IH2/G2rfwFQqVv7F5DIRpfitHJWUb+j+Ukgry3185ulQx2A2Xtziy+v5zC2l15Lv2g8pT6b X-Received: by 2002:a05:620a:1a29:b0:79d:7cfb:884e with SMTP id af79cd13be357-7a4c1791ec9mr1204440585a.4.1723423524336; Sun, 11 Aug 2024 17:45:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1723423524; cv=none; d=google.com; s=arc-20160816; b=iuNimVKB8Hj2JlNd9KbizGPV51mb0lJKXe4Rv6fslnj1lR1ABFSvUOkfHaZ4qFdUP8 EGCWzw9v+lZAopp27KbMmBwYVkTauaZRZj/N6xtCVJPHKCccRquSuFXkbZ6MWq/CiH+d o/ggx4WpInyXGVHaB+paQRXrwmNIJDaj13zuv1nEeeQf99ONzCxZ2J1E18JGzi6XkhFM ZWQFUiFjoLC1TGc2z2yZDpRM9yoWVlFTI0NPLz5jX3ZYKXXY6rE9s4PNU35qiiLkF1+s S5EXRjAXn4LdxJ+ldOZoR3VAIZCvvSI9uwT2fnD0FtLsFeqKLCVjg9U8hf/ZPYyUMOCP 21bA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=Gu+m1wrAgLfBqjJZHrhZgxShGSNTXztMSGapiL7T5q0=; fh=2uesxoqJjyRqtkk3yTfcnBSFtAUtxw8KzQZeBUAogpM=; b=vVexYHMwu+p2OhqP12OtaaEWWNjrmY+OYQcW3zGk9To5yhpuIcvrrHVhwUEBuirD/+ +fI8izx2EnAypurc2z38RqYuOOQuzBtTcgFkOJjoMNyw38661Qi3IMLPq0zxF7AAMXbn HJ1e1wHr2bUWh6snelZi6ffpU5ihkGnjDvJhmAjQNrr/r5JYxKH7eZCyngqx9S9MiGX4 47qHumGsDF2bsouZdHRI2OUHUTvhLRtqrBQXewNr38leyp3eX0G4eHH/ObL1t6GSdiDD cwp17OA7H9i/lhkpjuqzpfEpBdGsu0eGuz5yTH5SFuU7t8OozMDooHVc8lPd1uZUf0lP VG5w==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=sAHi4cg4; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id af79cd13be357-7a4c7d64aabsi488990985a.58.2024.08.11.17.45.22 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Sun, 11 Aug 2024 17:45:24 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=sAHi4cg4; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1sdJBU-0004LR-Vy; Sun, 11 Aug 2024 20:45:17 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1sdJBS-0004Bj-Fw for qemu-devel@nongnu.org; Sun, 11 Aug 2024 20:45:14 -0400 Received: from mail-pl1-x630.google.com ([2607:f8b0:4864:20::630]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1sdJBP-0001qI-9h for qemu-devel@nongnu.org; Sun, 11 Aug 2024 20:45:14 -0400 Received: by mail-pl1-x630.google.com with SMTP id d9443c01a7336-1fc60c3ead4so24138155ad.0 for ; Sun, 11 Aug 2024 17:45:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1723423509; x=1724028309; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=Gu+m1wrAgLfBqjJZHrhZgxShGSNTXztMSGapiL7T5q0=; b=sAHi4cg45QLtnYgjG+4CTO9fRGKRZ9WI1foSAixKTDGN7dnR3HoLCvXPPXLENOW0/Z 1oQcI73LXqDAUJd1eAYteKgjoCSeUFXIB2TgmH3K9QYxR9LH0hXkJjVBdVJPcQTxmKAZ 0d3y7cSnMGT6nZwgKOMOOTFkmtsrkAzDNlCXLgyOIxpnIMwJzMLHtlSqzZ3CfN/qJW5H 8sbhkifNAm9oqHjOPx/BGf11VT/4+SeE1jPQeP7NUhdRhZm3/9NxYqM9Zq8VrUhBHebU yIJCuzezE3hvuJb6AzPjNrULIMLtnxBm8XdKTX/m7gfA6tWoW9gVxCiL92uda8szcMgP gAZg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1723423509; x=1724028309; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Gu+m1wrAgLfBqjJZHrhZgxShGSNTXztMSGapiL7T5q0=; b=tk0987HA6RDE1NAsFa9EOceKIVugPVe0/Q47n3lNHCFjndgPn+CMqFRWLQNR0JaABB ZMd/Vi4Z0RhgpCbuckK6mSk9T+H1J25ngZzPYZ7YMmGyH3YBXRzlFrdt2DJ0KIKDbSsS 0hjnkLkAnCPha3FUFV61s1yzEL7wH6dL6tQ7ZdBTmjyQfnipjfuXuAT9xcKDM09IoM6C f2yLC5DQJrnLaNMICaC9gu415DmIRWxjiZVxk3LafJXS97ACKdTABnCTYJxurAClzOMP 2IZZrLuS9+5AeRruNf0YidtdA33X5C1x/X7Efu9eAwKFDBi4gewjcAo0vAQ01qRvmKvB z05Q== X-Gm-Message-State: AOJu0Yz8MmYDqGtZbYsV8W6R2HtuFPl9KSzCTXZpvt8eWnWsDqu7aEnA warQsZPKaq2pBodApZ/lK07lV/yqcDnQkXFjBxzGCbFLFtdndwGwpgvkjIVJGxigPB6I6N6P6cn VkXI= X-Received: by 2002:a17:903:1c6:b0:1fd:cda0:2f4c with SMTP id d9443c01a7336-200ae5022f7mr55916075ad.18.1723423508606; Sun, 11 Aug 2024 17:45:08 -0700 (PDT) Received: from stoup.. ([203.30.4.111]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-200bbb3b758sm27089435ad.257.2024.08.11.17.45.06 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 11 Aug 2024 17:45:08 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Cc: laurent@vivier.eu Subject: [PATCH v2 3/4] target/m68k: Implement packed decimal real stores Date: Mon, 12 Aug 2024 10:44:50 +1000 Message-ID: <20240812004451.13711-4-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20240812004451.13711-1-richard.henderson@linaro.org> References: <20240812004451.13711-1-richard.henderson@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2607:f8b0:4864:20::630; envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x630.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org Resolves: https://gitlab.com/qemu-project/qemu/-/issues/2488 Signed-off-by: Richard Henderson --- target/m68k/helper.h | 1 + target/m68k/fpu_helper.c | 112 +++++++++++++++++++++++++++++++++++++++ target/m68k/translate.c | 27 ++++++++-- 3 files changed, 137 insertions(+), 3 deletions(-) diff --git a/target/m68k/helper.h b/target/m68k/helper.h index 2c71361451..21af6adb39 100644 --- a/target/m68k/helper.h +++ b/target/m68k/helper.h @@ -127,6 +127,7 @@ DEF_HELPER_3(chk, void, env, s32, s32) DEF_HELPER_4(chk2, void, env, s32, s32, s32) DEF_HELPER_FLAGS_3(load_pdr_to_fx80, TCG_CALL_NO_RWG, void, env, fp, tl) +DEF_HELPER_FLAGS_4(store_fx80_to_pdr, TCG_CALL_NO_RWG, void, env, tl, fp, int) #if !defined(CONFIG_USER_ONLY) DEF_HELPER_3(ptest, void, env, i32, i32) diff --git a/target/m68k/fpu_helper.c b/target/m68k/fpu_helper.c index 50b0e36cbe..0c9c3b7b64 100644 --- a/target/m68k/fpu_helper.c +++ b/target/m68k/fpu_helper.c @@ -750,6 +750,29 @@ void HELPER(fcosh)(CPUM68KState *env, FPReg *res, FPReg *val) res->d = floatx80_cosh(val->d, &env->fp_status); } +/* 10**0 through 10**18 */ +static const int64_t i64_pow10[] = { + 1ll, + 10ll, + 100ll, + 1000ll, + 10000ll, + 100000ll, + 1000000ll, + 10000000ll, + 100000000ll, + 1000000000ll, + 10000000000ll, + 100000000000ll, + 1000000000000ll, + 10000000000000ll, + 100000000000000ll, + 1000000000000000ll, + 10000000000000000ll, + 100000000000000000ll, + 1000000000000000000ll, +}; + static const floatx80 floatx80_pow10[] = { #include "floatx80-pow10.c.inc" }; @@ -838,3 +861,92 @@ void HELPER(load_pdr_to_fx80)(CPUM68KState *env, FPReg *res, target_ulong addr) t = int64_to_floatx80(mant, &env->fp_status), res->d = floatx80_scale10i(t, exp, &env->fp_status); } + +void HELPER(store_fx80_to_pdr)(CPUM68KState *env, target_ulong addr, + FPReg *srcp, int kfactor) +{ + floatx80 x = srcp->d; + int len, exp2, exp10; + uint64_t res_lo; + uint32_t res_hi; + int64_t y; + + res_lo = x.low; + exp2 = x.high & 0x7fff; + if (unlikely(exp2 == 0x7fff)) { + /* NaN and Inf */ + res_hi = (uint32_t)x.high << 16; + goto done; + } + + /* Copy the sign bit to the output, and then x = abs(x). */ + res_hi = (x.high & 0x8000u) << 16; + x.high &= 0x7fff; + + if (exp2 == 0) { + if (res_lo == 0) { + /* +/- 0 */ + goto done; + } + /* denormal */ + exp2 = -0x3fff - clz64(res_lo); + } else { + exp2 -= 0x3fff; + } + + /* + * Begin with an approximation of log2(x) via the base 2 exponent. + * Adjust, so that we compute the value scaled by 10**17, which will + * allows an integer to be extracted to match the output digits. + */ + exp10 = (exp2 * 30102) / 100000; + while (1) { + floatx80 t; + + /* kfactor controls the number of output digits */ + if (kfactor <= 0) { + /* kfactor is number of digits right of the decimal point. */ + len = exp10 - kfactor; + } else { + /* kfactor is number of significant digits */ + len = kfactor; + } + len = MIN(MAX(len, 1), 17); + + /* + * Scale, so that we have the requested number of digits + * left of the decimal point. Convert to integer, which + * handles the rounding (and may force adjustment of exp10). + */ + t = floatx80_scale10i(x, len - 1 - exp10, &env->fp_status); + y = floatx80_to_int64(t, &env->fp_status); + if (y < i64_pow10[len - 1]) { + exp10--; + } else if (y < i64_pow10[len]) { + break; + } else { + exp10++; + } + } + + /* Output the mantissa. */ + res_hi |= y / i64_pow10[len - 1]; + res_lo = 0; + for (int i = 1; i < len; ++i) { + int64_t d = (y / i64_pow10[len - 1 - i]) % 10; + res_lo |= d << (64 - i * 4); + } + + /* Output the exponent. */ + if (exp10 < 0) { + res_hi |= 0x40000000; + exp10 = -exp10; + } + for (int i = 24; exp10; i -= 4, exp10 /= 10) { + res_hi |= (exp10 % 10) << i; + } + + done: + cpu_stl_be_data_ra(env, addr, res_hi, GETPC()); + cpu_stq_be_data_ra(env, addr + 4, res_lo, GETPC()); +} diff --git a/target/m68k/translate.c b/target/m68k/translate.c index 59e7d27393..fb5ecce0c3 100644 --- a/target/m68k/translate.c +++ b/target/m68k/translate.c @@ -119,6 +119,8 @@ typedef struct DisasContext { int done_mac; int writeback_mask; TCGv writeback[8]; + uint16_t insn; + uint16_t ext; bool ss_active; } DisasContext; @@ -671,6 +673,7 @@ static inline int ext_opsize(int ext, int pos) case 4: return OS_WORD; case 5: return OS_DOUBLE; case 6: return OS_BYTE; + case 7: return OS_PACKED; /* store, dynamic k-factor */ default: g_assert_not_reached(); } @@ -1010,11 +1013,25 @@ static void gen_store_fp(DisasContext *s, int opsize, TCGv addr, TCGv_ptr fp, tcg_gen_qemu_st_i64(t64, tmp, index, MO_TEUQ); break; case OS_PACKED: + if (!m68k_feature(s->env, M68K_FEATURE_FPU_PACKED_DECIMAL)) { + gen_exception(s, s->base.pc_next, EXCP_FP_UNIMP); + break; + } /* - * unimplemented data type on 68040/ColdFire - * FIXME if needed for another FPU + * For stores we must recover k-factor, either from an + * immediate or the low 7 bits of a D register. */ - gen_exception(s, s->base.pc_next, EXCP_FP_UNIMP); + switch ((s->ext >> 10) & 7) { + case 3: + tcg_gen_movi_i32(tmp, sextract32(s->ext, 0, 7)); + break; + case 7: + tcg_gen_sextract_i32(tmp, DREG(s->ext, 4), 0, 7); + break; + default: + g_assert_not_reached(); + } + gen_helper_store_fx80_to_pdr(tcg_env, addr, fp, tmp); break; default: g_assert_not_reached(); @@ -4940,6 +4957,8 @@ DISAS_INSN(fpu) TCGv_ptr cpu_src, cpu_dest; ext = read_im16(env, s); + s->ext = ext; + opmode = ext & 0x7f; switch ((ext >> 13) & 7) { case 0: @@ -6042,6 +6061,8 @@ static void m68k_tr_translate_insn(DisasContextBase *dcbase, CPUState *cpu) CPUM68KState *env = cpu_env(cpu); uint16_t insn = read_im16(env, dc); + dc->insn = insn; + dc->ext = 0; opcode_table[insn](env, dc, insn); do_writebacks(dc);